p|aysp0rts汉语拼音

当前位置: >>
P2020UTMSCH
54321Table of Contents2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Notes DDR FLASH CPU MISC ETHERNET PHY1 ETHERNET PHY2-3 ETHERNET CO
NT SATA & PCIE USB POR PERIPHERALS CPLD CPU POWER POWER SUPPLY (CPU) POWER SUPPLY (MISC)RevDescriptionRevisionsDateApprovedA A1Original Release DNP R315.Install R316 Remove R160 Pull up U29.1/4 DNP R32.Install R34 DNP R70.Install R74 DNP R51.Install R63 Change relay power to 5V Add protect diode9/10/09 11/19/09T.Q T.QDDChange 25M crystal due to height limit Add 4.7k pull up on LGPL4 Change C72/C73 to 8pf B B1 Release for pilot Fixed wrong symbol of part 480-75983 Changed power input from ATX to PD45 Added +3.3V DC-DC output Reassigned RJ45 UART pin order 02/02/10 T.Q 12/01/09 T.QCCP2020SECURE-00BBSECURE-1000 CPU QorIQ P MHzSECURE-2000 QorIQ P MHzSECURE-4000 QorIQ P GHzANetworking & Multimedia Group6501 William Cannon Drive West Austin, TX
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. ICAP Classification: FCP: ____ FIUO: X PUBI: ____ Designer: Drawing Title: &Designer&AP2020SECURE-00COVER PAGEDrawn by: &DrawnBy& Approved: &Approver&5 4 3 2Page Title: Size C Date: Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet1 543211. Unless Otherwise Specified: All resistors are in ohms, 5%, 1/8 Watt All capacitors are in uF, 20%, 50V All voltages are DC All polarized capacitors are aluminum electrolytic 2. Interrupted lines coded with the same letter or letter combinations are electrically connected.D3. Device type number is for reference only. The number varies with the manufacturer. 4. Special signal usage: _B Denotes - Active-Low Signal && or [] Denotes - Vectored Signals 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.DCCBBAAICAP Classification: Drawing Title: Page Title:FCP: ___FIUO: XPUBI: ___P2020SECURE-00NOTESSize C Date:5 4 3 2Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet2 54321DDR3_DM[7:0] DDR3_DQS[7:0],nDDR3_DQS[7:0] DDR3_DQ[63:0] DDR3_A[15:0] DDR3_VREF&DDR3 SODIMM&+1_5V C147 DDR3_VREF J6 1 VREFDQ 3 GND1 5 DQ0 7 DQ1 9 GND2 11 DM0 13 GND3 15 DQ2 17 DQ3 19 GND4 21 DQ8 23 DQ9 25 GND5 27 DQS1 29 DQS1 31 GND6 33 DQ10 35 DQ11 37 GND7 39 DQ16 41 DQ17 43 GND8 45 DQS2 47 DQS2 49 GND9 51 DQ18 53 DQ19 55 GND10 57 DQ24 59 DQ25 61 GND11 63 DM3 65 GND12 67 DQ26 69 DQ27 71 GND13 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199 201 203 CKE0 VDD0 NC1 BA2 VDD1 A12 A9 VDD2 A8 A5 VDD3 A3 A1 VDD4 CK0 CK0 VDD5 A10 BA0 VDD6 WE CAS VDD7 NC/A13 NC/CS1 VDD8 NC/TEST GND14 DQ32 DQ33 GND15 DQS4 DQS4 GND16 DQ34 DQ35 GND17 DQ40 DQ41 GND18 DM5 GND19 DQ42 DQ43 GND20 DQ48 DQ49 GND21 DQS6 DQS6 GND22 DQ50 DQ51 GND23 DQ56 DQ57 GND24 DM7 GND25 DQ58 DQ59 GND26 SA0 VDDSPD SA1 VTT1 0.1UF GND27 DQ4 DQ5 GND28 DQS0 DQS0 GND29 DQ6 DQ7 GND30 DQ12 DQ13 GND31 DM1 RESET GND32 DQ14 DQ15 GND33 DQ20 DQ21 GND34 DM2 GND35 DQ22 DQ23 GND36 DQ28 DQ29 GND37 DQS3 DQS3 GND38 DQ30 DQ31 GND39 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200 202 204 DDR3_DQ4 DDR3_DQ5 nDDR3_DQS0 DDR3_DQS0 DDR3_DQ6 DDR3_DQ7 DDR3_DQ12 DDR3_DQ13 DDR3_DM1 R190 1.1K DDR_RST# DDR3_DQ14 DDR3_DQ9 DDR3_DQ20 DDR3_DQ21 DDR3_DM2 DDR3_DQ22 DDR3_DQ23 DDR3_DQ28 DDR3_DQ29 nDDR3_DQS3 DDR3_DQS3 DDR3_DQ30 DDR3_DQ31 (P5) C146 0.01UFDDDR3_DQ0 DDR3_DQ1 DDR3_DM0 U24E DDR3_CK0 nDDR3_CK0 DDR3_CK1 nDDR3_CK1Memory Interface (5 of 11)DDDR3_DQ2 DDR3_DQ3 MDQS0 MDQS0_B MDQS1 MDQS1_B MDQS2 MDQS2_B MDQS3 MDQS3_B MDQS4 MDQS4_B MDQS5 MDQS5_B MDQS6 MDQS6_B MDQS7 MDQS7_B MDQS8 MDQS8_B MECC0 MECC1 MECC2 MECC3 MECC4 MECC5 MECC6 MECC7 MDM0 MDM1 MDM2 MDM3 MDM4 MDM5 MDM6 MDM7 MDM8 MBA0 MBA1 MBA2 MA00 MA01 MA02 MA03 MA04 MA05 MA06 MA07 MA08 MA09 MA10 MA11 MA12 MA13 MA14 MA15 MRAS_B MCAS_B MWE_B MCS0_B MCS1_B MCS2_B MCS3_B MCKE0 MCKE1 MCKE2 MCKE3 MODT0 MODT1 MODT2 MODT3 MVREF AJ6 AJ7 AF6 AF7 AG2 AG1 AB3 AB4 F3 F4 B2 B1 D7 D6 A9 A8 AA1 AB1 AD2 AC2 W1 V3 AB2 AD1 Y1 V6 AH7 AE7 AH1 AC1 G1 C2 F8 A7 AA4 K5 L5 T4 L6 M2 M1 M5 N1 P1 N4 P3 P2 R1 K6 R4 T5 J5 T3 U4 K1 J3 K2 J2 J6 J1 G2 U5 V1 U6 V2 H1 H6 J4 F1 R6 +3_3V C368 C144 0.1UF 0.01UF DDR3_DM7 R328 10.0K R305 10.0K DNP DDR3_DQ58 DDR3_DQ59 DDR3_DQS0 nDDR3_DQS0 DDR3_DQS1 nDDR3_DQS1 DDR3_DQS2 nDDR3_DQS2 DDR3_DQS3 nDDR3_DQS3 DDR3_DQS4 nDDR3_DQS4 DDR3_DQS5 nDDR3_DQS5 DDR3_DQS6 nDDR3_DQS6 DDR3_DQS7 nDDR3_DQS7 DDR3_DQS8 nDDR3_DQS8 DDR3_ECC0 DDR3_ECC1 DDR3_ECC2 DDR3_ECC3 DDR3_ECC4 DDR3_ECC5 DDR3_ECC6 DDR3_ECC7 DDR3_DM0 DDR3_DM1 DDR3_DM2 DDR3_DM3 DDR3_DM4 DDR3_DM5 DDR3_DM6 DDR3_DM7 DDR3_BA0 DDR3_BA1 DDR3_BA2 DDR3_A0 DDR3_A1 DDR3_A2 DDR3_A3 DDR3_A4 DDR3_A5 DDR3_A6 DDR3_A7 DDR3_A8 DDR3_A9 DDR3_A10 DDR3_A11 DDR3_A12 DDR3_A13 DDR3_A14 DDR3_A15 nDDR3_RAS nDDR3_CAS nDDR3_WE nDDR3_CS0 nDDR3_CS1 DDR3_DQ8 DDR3_DQ15 nDDR3_DQS1 DDR3_DQS1 DDR3_DQ10 DDR3_DQ11 DDR3_DQ16 DDR3_DQ17 nDDR3_DQS2 DDR3_DQS2 300 300 300 300 300 300 300 300 300 300 R223 R221 R210 R218 R238 R233 R219 R211 R234 R237 DDR3_DQ18 DDR3_DQ19 DDR3_DQ24 DDR3_DQ25 DDR3_DM3 DDR3_DQ26 DDR3_DQ27U2 U1 AD8 AD7 D4 D5 T2 T1 AC6 AC5 F5 F6 AJ8 AH8 AH5 AJ4 AJ9 AH9 AH6 AJ5 AF8 AE8 AF5 AG4 AG9 AF9 AE6 AE5 AH3 AH2 AE1 AE2 AH4 AJ3 AF2 AF1 AD4 AC4 Y5 W5 AF3 AE4 AB5 Y4 G4 G3 E2 E4 H5 H4 F2 E1 C1 C3 B4 A4 D1 D2 B3 A3 C5 E6 D9 E9 C4 E5 E8 D8 A6 B7 B10 A11 A5 B6 B9 A10 C10 F10 N5 R5MCK0 MCK0_B MCK1 MCK1_B MCK2 MCK2_B MCK3 MCK3_B MCK4 MCK4_B MCK5 MCK5_B MDQ00 MDQ01 MDQ02 MDQ03 MDQ04 MDQ05 MDQ06 MDQ07 MDQ08 MDQ09 MDQ10 MDQ11 MDQ12 MDQ13 MDQ14 MDQ15 MDQ16 MDQ17 MDQ18 MDQ19 MDQ20 MDQ21 MDQ22 MDQ23 MDQ24 MDQ25 MDQ26 MDQ27 MDQ28 MDQ29 MDQ30 MDQ31 MDQ32 MDQ33 MDQ34 MDQ35 MDQ36 MDQ37 MDQ38 MDQ39 MDQ40 MDQ41 MDQ42 MDQ43 MDQ44 MDQ45 MDQ46 MDQ47 MDQ48 MDQ49 MDQ50 MDQ51 MDQ52 MDQ53 MDQ54 MDQ55 MDQ56 MDQ57 MDQ58 MDQ59 MDQ60 MDQ61 MDQ62 MDQ63 MDIC0 MDIC1 MAPAR_ERR_B MAPAR_OUT P2020CBDDR3_DQ0 DDR3_DQ1 DDR3_DQ2 DDR3_DQ3 DDR3_DQ4 DDR3_DQ5 DDR3_DQ6 DDR3_DQ7 DDR3_DQ8 DDR3_DQ9 DDR3_DQ10 DDR3_DQ11 DDR3_DQ12 DDR3_DQ13 DDR3_DQ14 DDR3_DQ15 DDR3_DQ16 DDR3_DQ17 DDR3_DQ18 DDR3_DQ19 DDR3_DQ20 DDR3_DQ21 DDR3_DQ22 DDR3_DQ23 DDR3_DQ24 DDR3_DQ25 DDR3_DQ26 DDR3_DQ27 DDR3_DQ28 DDR3_DQ29 DDR3_DQ30 DDR3_DQ31 DDR3_DQ32 DDR3_DQ33 DDR3_DQ34 DDR3_DQ35 DDR3_DQ36 DDR3_DQ37 DDR3_DQ38 DDR3_DQ39 DDR3_DQ40 DDR3_DQ41 DDR3_DQ42 DDR3_DQ43 DDR3_DQ44 DDR3_DQ45 DDR3_DQ46 DDR3_DQ47 DDR3_DQ48 DDR3_DQ49 DDR3_DQ50 DDR3_DQ51 DDR3_DQ52 DDR3_DQ53 DDR3_DQ54 DDR3_DQ55 DDR3_DQ56 DDR3_DQ57 DDR3_DQ58 DDR3_DQ59 DDR3_DQ60 DDR3_DQ61 DDR3_DQ62 DDR3_DQ63 +1_5V 40.2 40.2 4.7K R327 R303 R246DDR3_CKE0 DDR3_BA2 DDR3_A12 DDR3_A9 DDR3_A8 DDR3_A5 DDR3_A3 DDR3_A1 DDR3_CK0 nDDR3_CK0 DDR3_A10 DDR3_BA0 nDDR3_WE nDDR3_CAS DDR3_A13 nDDR3_CS1BYTE3BYTE2BYTE1BYTE0DDR3_DQ33 DDR3_DQ38 nDDR3_DQS4 DDR3_DQS4 DDR3_DQ34 DDR3_DQ35 DDR3_DQ40 DDR3_DQ41DDR3_DQ46 DDR3_DQ47 DDR3_ODT0 DDR3_ODT1 DDR3_DQ53 DDR3_DQ52 nDDR3_DQS6 DDR3_DQS6 DDR3_DQ50 DDR3_DQ55 DDR3_DQ56 DDR3_DQ57BYTE5DDR3_CKE0 DDR3_CKE1DDR3_DM5BYTE6DDR3_VREF+3_3VI2C1 ADDRESS: &,A0& = 52HNC/CKE1 VDD9 NC/A15 NC/A14 VDD10 A11 A7 VDD11 A6 A4 VDD12 A2 A0 VDD13 CK1 CK1 VDD14 BA1 RAS VDD15 CS0 ODT0 VDD16 NC/ODT1 NC2 VDD17 VREFCA GND40 DQ36 DQ37 GND41 DM4 GND42 DQ38 DQ39 GND43 DQ44 DQ45 GND44 DQS5 DQS5 GND45 DQ46 DQ47 GND46 DQ52 DQ53 GND47 DM6 GND48 DQ54 DQ55 GND49 DQ60 DQ61 GND50 DQS7 DQS7 GND51 DQ62 DQ63 GND52 EVENT SDA SCL VTT2DDR3_CKE1 DDR3_A15 DDR3_A14 DDR3_A11 DDR3_A7 DDR3_A6 DDR3_A4 DDR3_A2 DDR3_A0 DDR3_CK1 nDDR3_CK1 DDR3_BA1 nDDR3_RAS nDDR3_CS0 DDR3_ODT0 DDR3_ODT1 DDR3_VREF C113 0.1UF DDR3_DQ36 DDR3_DQ37 DDR3_DM4 DDR3_DQ32 DDR3_DQ39 DDR3_DQ44 DDR3_DQ45 nDDR3_DQS5 DDR3_DQS5 DDR3_DQ43 DDR3_DQ42 DDR3_DQ51 DDR3_DQ54 DDR3_DM6 DDR3_DQ49 DDR3_DQ48 DDR3_DQ60 DDR3_DQ61 nDDR3_DQS7 DDR3_DQS7 DDR3_DQ62 DDR3_DQ63 DDR_INT_N (P5) I2C1_SDA (P5,12) I2C1_SCL (P5,12)B CADDRESS & CNTRDDR3_VREFC114 0.01UFR329 0 DNPR306 0CONN SODIMM DDR3 204 C167 0.1UF DDR3_VTT DDR3_VTT 1BYTE7BYTE4C429 C166 47UFC168+1_5VA20.1UF 0.01UFA11C320C325C376C307C342C346C355C381C309C391C3081C318C3212220.1UF 0.1UF 0.1UF 0.1UF 0.1UF 0.1UF 0.1UF 0.1UF47UF47UF47UF1.0UF 1.0UF ICAP Classification: Drawing Title: FCP: ___ FIUO: X PUBI: ___C326C332C340C352C358C366C362C380 Page Title:P2020SECURE-00DDRSize C Date: Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 201010.01UF 0.01UF 0.01UF 0.01UF 0.01UF 0.01UF 0.01UF 0.01UFRev B1 of 16Sheet35432 54321DD+3_3VR314 4.7KR295 4.7K U24F LAD[0:7] (P13)LOCAL BUS INTERFACE ADDRESS - LATCH+3_3VCS_FlashCLCS0_N LCS3_NLocalBus Interface (6 of 11)CS_PLD (P13) LCS3_NVDD1 VDD2 VDD3 VDD4D20 A12 E19 D21 F11 D15 D13 A17 LWE0_N LWE1_N F12 D12LCS0_B LCS1_B LCS2_B LCS3_B LCS4_B LCS5_B LCS6_B LCS7_B LWE0_B LWE1_BLWE (P11,13) LWE0_N(P11) LWE1_N +3_3V (P11) LBCTL R484 4.7K (P11) LALELBCTL LALEE17 C17LBCTL LALELAD00 LAD01 LAD02 LAD03 LAD04 LAD05 LAD06 LAD07 LAD08 LAD09 LAD10 LAD11 LAD12 LAD13 LAD14 LAD15B18 E20 A19 B20 D19 A18 B17 C20 F19 E10 B16 D14 D17 E11 A16 C15LAD0 LAD1 LAD2 LAD3 LAD4 LAD5 LAD6 LAD7 LAD8 LAD9 LAD10 LAD11 LAD12 LAD13 LAD14 LAD15NOR FLASHU38 LAD15 LAD14 LAD13 LAD12 LAD11 LAD10 LAD9 LAD8 LALE 4.7K 4.7K 7 18 31 42 C184 0.1UF C173 0.1UF C172 0.1UF C183 0.1UF U35 BLA15 BLA14 BLA13 BLA12 BLA11 BLA10 BLA9 BLA8 LA30 LA29 LA28 LA27 LA26 LA25 LA24 LA23 LA22 LA21 LA20 LA19 LA18 LA17 LA16 BLA15 BLA14 BLA13 BLA12 BLA11 BLA10 BLA9 BLA8 BLA7 BLA6 LGPL2 LWE0_N 4.7K 4.7K LCS0_N 31 26 25 24 23 22 21 20 10 9 8 7 6 5 4 3 54 19 18 11 12 15 2 1 56 34 13 53 16 32 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 RFU1 OE WE BYTE WP/Vpp CE VCC VCCQ DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15/A-1 RST RFU2 RFU3 RFU4 RFU5 RY/BY GND1 GND2 43 29 35 37 39 41 44 46 48 50 36 38 40 42 45 47 49 51 14 27 28 30 55 17 33 52+3_3VCC163 0.1UF LAD15 LAD14 LAD13 LAD12 LAD11 LAD10 LAD9 LAD8 LAD7 LAD6 LAD5 LAD4 LAD3 LAD2 LAD1 LAD0 RST_FLSH_N (P13)C164 0.1UFC165 10UFLOE (P11,13) LGPL2 LGTA(P13) LGPL4 LGPL4 (P11) (P11) LGPL3 LGPL5(P11)LGPL1LGPL1 LGPL2 LGPL3 LGPL5B12 C13 A20 D10 B13 C19 B15 A15LDP0 LDP1 LGPL0 LGPL1 LGPL2 LGPL3 LGPL4 LGPL5 LCLK0 LCLK1 LSYNC_OUT LSYNC_INE18 B19LDP0 LDP147 46 44 43 41 40 38 37 1 48 36 35 33 32 30 29 27 26 24 25R320 R296D0 D1 D2 D3 D4 D5 D6 D7 OE1 LE1 D8 D9 D10 D11 D12 D13 D14 D15 OE2 LE2Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q72 3 5 6 8 9 11 12LAD7 LAD6 LAD5 LA[16:31] (P11,13)R28633A14 A13BLA16 LA17 LA18 LA19 LA20 LA21 LA22 LA23 LA24 LA25 LA26 LA27 LA28 LA29 LA30 LA31 P2020B21 A22 C21 F21 E12 A21 D11 E22 F20 E21 B22 F18 A23 B23 C23 D23LA16 LA17 LA18 LA19 LA20 LA21 LA22 LA23 LA24 LA25 LA26 LA27 LA28 LA29 LA30 LA31Q8 Q9 Q10 Q11 Q12 Q13 Q14 Q1513 14 16 17 19 20 22 23BLA7 BLA6 BLA5GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8BLA5+3_3V R307 R3414 10 15 21 28 34 39 4574ALVT16373JS28F256M29EWLBAAICAP Classification: Drawing Title: Page Title:FCP: ___FIUO: XPUBI: ___P2020SECURE-00FLASHSize C Date:5 4 3 2Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet4 54321U24JIEEE1588 Interface (10 of 11)AH20 AG20TSEC1588_TRIGIN1 TSEC1588_TRIGIN2TSEC1588_ALARMOUT1 TSEC1588_ALARMOUT2 TSEC1588_PULSEOUT1 TSEC1588_PULSEOUT2AE20 AJ20 AH21 AJ22 AG221588_ALARM_OUT1 1588_ALARM_OUT2 1588_PULSE_OUT1 1588_PULSE_OUT2 1588_CLK_OUT(P11) (P11) (P11) (P11)AG21DTSEC1588_CLK_IN TSEC1588_CLK_OUT P2020(P11)DR185 4.7KR169 4.7KR167 4.7K+3_3V+3_3VR256 4.7KR471 4.7KR260 4.7KR468 4.7KR241 4.7KR472 4.7KR278 4.7K U24AR461 1KR217 1KR259 4.7KR255 4.7KR249 4.7KR247 4.7K(P12) RTC_INT_N (P3) DDR_INT_N (P6,7) TSEC_INT_N (P13) LOAD_DEFAULT_NRTC_INT_N DDR_INT_N TSEC_INT_N LOAD_DEFAULT_NSystem logic (1 of 11)IRQ_OUT_N +3_3V LVDD = 2.5V (Ethernet, 1588) BVDD = 3.3V (Local Bus, GPIO[8:15]) CVDD = 3.3V (USB, eSDHC, SPI) R469 R470 0 LVDD_VSEL 0 BCVDD_VSELL24 K26 K29 N25 L26 L29 K27 N29 M28 M29 M27 L28 L27 AA27 M25 J27 K28 AA29 AB29 V25 Y27 W25 U24 W24IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ_OUT_B LVDD_VSEL BVDD_VSEL0 BVDD_VSEL1 CVDD_VSEL0 CVDD_VSEL1 MCP0_B MCP1_B UDE0_B UDE1_B CKSTP_IN0_B CKSTP_IN1_B CKSTP_OUT0_B CKSTP_OUT1_B HRESET_B HRESET_REQ_B SRESET_BSCAN_MODE_B TEST_SEL_B TEMP_ANODE TEMP_CATHODE TRIG_IN TRIG_OUT MSRCID0 MSRCID1 MSRCID2 MSRCID3 MSRCID4 MDVAL IIC1_SCL IIC1_SDA IIC2_SCL IIC2_SDA UART_SIN0 UART_SOUT0 UART_CTS0_B UART_RTS0_B UART_SIN1 UART_SOUT1 UART_CTS1_B UART_RTS1_BSingle or Dual Core Selection R220 4.7K W27 AA28 TEST_SEL_N E16 E15 AB28 U28 P28 R27 P27 P26 N26 M24 G27 H28 H25 H26 H29 J26 J28 J29 G24 J25 H24 J24 UART0_SIN (P12) UART0_SOUT (P11,12) UART0_CTS_N (P12) UART0_RTS_N (P12) UART1_SOUT UART1_RTS_N (P11) (P11) DNP TEMP_ANODE (P15) TEMP_CATHODE (P15) TRIG_OUT (P11) TP2 MSRCID0 MSRCID1 MSRCID4 (P11) (P11) (P11)+3_3VC+3_3V (P12) CKSTP_IN_N R222 R212 R240 R236 0 CKSTP_IN0_N CKSTP_IN1_N 0 0 CKSTP_OUT0_N 0 CKSTP_OUT1_NI2C1_SCL (P3,12) I2C1_SDA (P3,12) I2C2_SCL (P8,9,12,15) I2C2_SDA (P8,9,12,15)CR245 1KR239 (P12) CKSTP_OUT_N 4.7K(P13) CPU_HRST_N (P13) HRST_REQ_N (P13) CPU_SRST_N +3_3V R232 DMA1_DACK_N (P11) DMA1_DDONE_N 1K DREQY28 T28 T26 W28 T29 Y29DMA1_DREQ_B DMA1_DACK_B DMA1_DDONE_B DMA2_DREQ_B DMA2_DACK_B DMA2_DDONE_B+3_3VY6 33 CLK OUT 3 R209 CLK_SYSCLK(P12) CPU_TDI (P12) CPU_TDO (P12) CPU_TCLK (P12) CPU_TMS (P13) CPU_TRST_N CLK_SYSCLK CLK_DDRCLKC136 C137 1.0UF 1 OE 0.01UFVDD GND 2 100MHz4T25 V28 V29 U26 V26 W29 AC9 K24TDI TDO TCK TMS TRST_B SYSCLK DDRCLK RTCGPIO00 GPIO01 GPIO02 GPIO03 GPIO04 GPIO05 GPIO06 GPIO07 GPIO08 GPIO09 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 CLK_OUT ASLEEP READY_P1R28 R26 P29 N24 U29 R24 R29 R25 F22 A24 A25 D24 F23 E23 F24 E24 T24 U25 W26 CLK_OUTWatchdog Output DDR_RST# (P3)WDI(P13)TSEC_RST# SD_CD_N (P12) SD_WP (P12)(P6,7)PCIE_RST# TP3 READY_P1 (P11,13) R330 4.7K R282 4.7K R244 4.7K(P8,9)BR466 4.7K +3_3VBP20204+3_3V Y3 33 CLK OUT 3 R187 CLK_DDRCLK +3_3VC120 C121 1.0UF 1 OE 0.01UFVDD GND 2 66.666MHzFAN HEADER+12V R336 0 1 2 3 HDR_1X3 J11R243 1K 1 ASLEEP 2U23 VCC 53 GND4 R230 330 2 D11 LED_GRN_DLSN74LVC1G125DCKRBH1BH2 1MOUNTING HOLEMOUNTING HOLEBH3ABH4AMOUNTING HOLEMOUNTING HOLEICAP Classification: Drawing Title: Page Title:FCP: ___FIUO: XPUBI: ___P2020SECURE-00CPU MISCSize C Date:5 4 3 2Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet5 54321+3_3V +3_3V +LVDD +1_2V U40B VDDREG VSC8641 Power U40C R423 10.0K R79 R83 R87 R93 0 0 0 0 DNP DNP DNP DNPDU40D VSC8641 JTAG 10 TCK TDI TDO TMS NTRST VSC8641XKO 6 5 9 11 R427 4.7K U40A68 3 4 61 82 88 93 69 70 15VSC8641 Control 14 13 EECLK EEDAT REG_EN 67 R422 4.7K +1_2VAR97 12.1KR389 10.0K7 8 19 20 55VDD12_1 VDD12_2 VDD12_3 VDD12_4 VDD12_5VDD33_1 VDD33_2 VDD33_3 VDD33_4 VDD33_5 VDD33_6 REG_OUT_1 REG_OUT_2 VDDIOmicroC2520.1UF +LVDD 21 22 TSEC1_RXCTL R428 0 26 27 28 29 30 31 33 34 35 36 37 CRS COL RX_DV RX_ER RXD7 RXD6 RXD5 RXD4 RXD3 RXD2 RXD1 RXD0 RX_CLKDTSEC1_CMODE0 TSEC1_CMODE1 TSEC1_CMODE2 TSEC1_CMODE3 TSEC1_CMODE4 R80 0 R84 0 R88 5.9K R94 8.25K R98 0 DNP TSEC_INT_N TSEC_MDC TSEC_MDIO R425 22 OSCEN1 TSEC_RST# R434 4.7K56 57 58 59 60 16 17 18 66 12 50CMODE0 CMODE1 CMODE2 CMODE3 CMODE4 MDINT MDC MDIO OSCEN/CLKOUT NRESET NSRESET83 C251 REF_FILT REF_REXT NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8 NC9 NC10 NC11 NC12 NC13 NC14 NC15 NC16 NC17 NC18 80 81 1 2 24 51 52 72 73 74 75 76 77 78 79 96 97 98 99 100 R415 2.0K C62 1.0UF C63 0.1UF 25 101 1.0UFVDD12AVSS VSSPAD(P5,7) TSEC_INT_NVDDIOMAC_1 VDDIOMAC_2 VDDIOMAC_3 VDDIOMAC_423 32 38 53TXVND TXVPD92 91TSEC1_TXVDTSEC1_TXVD+VSC8641XKO125M_CLK (P5,7) TSEC_RST# +LVDD+3_3VTSEC1_RXD3 TSEC1_RXD2 TSEC1_RXD1 TSEC1_RXD0 TSEC1_RXCLKR429 R430 R431 R432 R4330 0 0 0 0TXVNC TXVPC90 89TSEC1_TXVCTSEC1_TXVC+C66 10UFC74 0.1UFC79 0.1UFC64 0.1UFC65 0.1UFC75 0.1UFC272 0.1UFC76 0.1UFVSC8641 Data71 C257 R416 4.7K PHY1_XO 3 2 R421 1.0M Y13 94 95GND GNDPLLMODE XTAL2 XTAL1(RefClk) VSC8641XKOTXVNB TXVPB87 86TSEC1_TXVBTSEC1_TXVB++1_2VA +LVDD +1_2V 1 C99 10UF C87 0.1UF C94 0.1UF C96 0.1UF C95 0.1UF C98 10UF C78 0.1UF C84 0.1UF C90 0.1UF C92 60OHM 0.1UF L6 2 C17 10UF TSEC1_TXCLKR43510018PF C253PHY1_XI18PFCSX3-AB-18-25PHY ADDRESS = 00001cfg_tsec1_prtcl[1] cfg_rom_loc[0] cfg_rom_loc[1] cfg_rom_loc[2] cfg_io_ports[0] cfg_io_ports[1] cfg_io_ports[2] TSEC3_TXD3_S TSEC3_TXD2_S TSEC3_TXD1_S TSEC3_TXD0_S TSEC1_TXD3_S TSEC1_TXD2_S TSEC1_TXD1_S (P11) (P11) (P11) (P11) (P11) (P11) (P11) U10 TSEC1_TXVA+ C246 TSEC1_TXVATSEC1_TXVB+ C245 TSEC1_TXVBTSEC1_TXVC+ T1_TXD0 R176 R175 R173 R179 R189 R202 R198 R192 R180 TSEC1_TX_ER (P11) 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 10.0 R181 4.7K AG25 T1_TXCLK R177 10.0 TSEC1_TXCLK CFG_DRAM_TYPE (P11) +5V +5V +5V TSEC1_TXD0 TSEC1_TXD1 TSEC1_TXD2 TSEC1_TXD3 TSEC3_TXD0 TSEC3_TXD1 TSEC3_TXD2 TSEC3_TXD3 TSEC1_TXCTL C244 TSEC1_TXVCTSEC1_TXVD+ TSEC3_TXD0 TSEC3_TXD1 TSEC3_TXD2 TSEC3_TXD3 (P7) (P7) (P7) (P7) C243 TSEC1_TXVD0.1UF 0.1UF 0.1UF 0.1UF 2 1 3 5 4 6 8 7 9 11 10 12 1:1 23 24 22 20 21 19 17 18 16 14 15 13TSEC1_TXD3 TSEC1_TXD2 TSEC1_TXD1 TSEC1_TXD0 TSEC1_TXCTL39 40 41 42 43 44 45 46 47 48 49 54 P3_D0+ P3_D0P3_D1+ P3_D1P3_D2+ P3_D2P3_D3+ P3_D3-TX_CLK GTX_CLK TXD7 TXD6 TXD5 TXD4 TXD3 TXD2 TXD1 TXD0 TX_ER TX_ENTXVNA TXVPA85 84TSEC1_TXVATSEC1_TXVA+4 1CLED0 LED1 LED2 LED365 64 63 62TSEC1_ACT# TSEC1_LINK#CPopulated for 1U Enclosure VSC8641XKO1:1U24G TSEC1_RXD0 TSEC1_RXD1 TSEC1_RXD2 TSEC1_RXD3 TSEC3_RXD0 TSEC3_RXD1 TSEC3_RXD2 TSEC3_RXD3 TSEC1_RXCTL TSEC1_RXCLK (P7) TSEC3_RXCLK (P7) TSEC3_RXCTL TSEC3_RXCLK TSEC3_RXCTLEthernet Interfaces (7 of 11)1:1+3_3V DNP R17 TSEC1_LINK# RJ3_D3RJ3_D3+ RJ3_D1RJ3_D2RJ3_D2+ RJ3_D1+ RJ3_D0RJ3_D0+ R16 TSEC1_ACT# DNP 100 100 C12 C11 C8 C7 C6 C5 C4 C3 C2 C1 C10 C9(P7) (P7) (P7) (P7)TSEC3_RXD0 TSEC3_RXD1 TSEC3_RXD2 TSEC3_RXD3AH25 AD21 AE22 AJ28 AE24 AJ23 AH22 AG23 AJ26 AH23 AG26 AH26 AJ27TSEC1_RXD0 TSEC1_RXD1 TSEC1_RXD2 TSEC1_RXD3 TSEC1_RXD4 TSEC1_RXD5 TSEC1_RXD6 TSEC1_RXD7 TSEC1_RX_DV TSEC1_RX_ER TSEC1_RX_CLK TSEC1_COL TSEC1_CRSTSEC1_TXD0 TSEC1_TXD1 TSEC1_TXD2 TSEC1_TXD3 TSEC1_TXD4 TSEC1_TXD5 TSEC1_TXD6 TSEC1_TXD7 TSEC1_TX_EN TSEC1_TX_ER TSEC1_TX_CLK TSEC1_GTX_CLKAD24 AE25 AH28 AJ25 AE21 AD23 AD22 AF22 AH24 AF23 AJ24P3C CY+ CYC8 C7 C6 C5 C4 C3 C2 C1 CG+ CGCON_4XRJ451:1T1_TXCTL cfg_rom_loc[3]R371 75.0R372 75.0R373 75.0R374 75.0C210 1000PF(P7) (P7) (P7) (P7)TSEC2_RXD0 TSEC2_RXD1 TSEC2_RXD2 TSEC2_RXD3TSEC2_RXD0 TSEC2_RXD1 TSEC2_RXD2 TSEC2_RXD35 P5_D0+ 4 3 RJ5_D0+ 2 BP1_D0+ 15 P5_D1+ 4 3 RJ5_D1+ 2 BP1_D1+ 15 P5_D2+ 4 3 RJ5_D2+ 2 BP1_D2+ 1CFG_TSEC2_PRTCL1 T2_TXCTL CFG_IO_PORTS3(P11) R4585 P5_D3+ 4 3 RJ5_D3+ 2 BP1_D3+ 1AF28 AF29 AD28 AB27 AD26 AC26 AB26 AD27 AD29 AE28 AC29 AE27 AD25TSEC2_RXD0 TSEC2_RXD1 TSEC2_RXD2 TSEC2_RXD3 TSEC2_RXD4 TSEC2_RXD5 TSEC2_RXD6 TSEC2_RXD7 TSEC2_RX_DV TSEC2_RX_ER TSEC2_RX_CLK TSEC2_COL TSEC2_CRSTSEC2_TXD0 TSEC2_TXD1 TSEC2_TXD2 TSEC2_TXD3 TSEC2_TXD4 TSEC2_TXD5 TSEC2_TXD6 TSEC2_TXD7 TSEC2_TX_EN TSEC2_TX_ER TSEC2_TX_CLK TSEC2_GTX_CLK EC_MDC EC_MDIOY24 AF27 AA25 AG29 AB25 AB24 AF26 AE26 AA26 AE29 AA24 AG28 AD20 AJ21T2_TXD0 T2_TXD1 T2_TXD2 T2_TXD3 T3_TXCLK T3_TXCTLR456 10.0 TSEC2_TXD0 TSEC2_TXD0 (P7) TSEC2_TXD1 R454 10.0 TSEC2_TXD1 (P7) TSEC2_TXD2 R457 10.0 TSEC2_TXD2 (P7) R452 10.0 TSEC2_TXD3 TSEC2_TXD3 (P7) TSEC3_TXCLK R205 10.0 TSEC3_TXCLK (P7) R201 10.0 TSEC3_TXCTL (P7) cfg_sdhc_cd_pol_sel 0 the eSDHC card-detectTSEC3_TXCTL polarity is inverted R203 4.7K 10.0 4.7K TSEC2_TXCLK TSEC_MDC TSEC_MDIO R184 4.7K TSEC2_TXCTL TSEC2_TXCTL (P7)+5VR22 47R43 47R23 47R44 47+3_3V(P7) TSEC2_RXCTLBTSEC2_RXCTL TSEC2_RXCLK22PF C189 D15 R348 200 200 C190 22PF 2 Ylw 1 Grn 4 3 LED GRN/YLW TSEC1_ACT# TSEC1_LINK#B(P11)(P7) TSEC2_RXCLKR462111T2_TXCLKR45310.01NO1NC1NO1NC1NO1NC1K1 TQ2-3VK9 TQ2-3VK2 TQ2-3VW1W1W1NO1NC1TSEC2_TXCLK (P7)NC2 NC2 NC2 NO2 NO2 NO2 W2 W2 W2K10 TQ2-3VW1R349Populated for 1U Enclosure 125M_CLK R161 47 GTX_125M_CLK AF24 EC_GTX_CLK125 TSEC_MDC (P7,11) TSEC_MDIO (P7)D30 2D31 2D32 2NC2NO2W26 P5_D07 RJ5_D0- 8 BP1_D0- 9 3 106 P5_D17 RJ5_D1- 8 BP1_D1- 9 3 106 P5_D27 RJ5_D2- 8 BP1_D2- 9 3 10D33 2RB521S-30RB521S-30RB521S-306 P5_D37 RJ5_D3- 8 BP1_D3- 9 3 10+3_3VPMHz Input Option+LVDD+3_3V DNPRB521S-30Populated for Desktop EnclosureP3D R15 TSEC3_LINK# RJ5_D3RJ5_D3+ RJ5_D1RJ5_D2RJ5_D2+ RJ5_D1+ RJ5_D0RJ5_D0+ 100 D12 D11 D8 D7 D6 D5 D4 D3 D2 D1 100 DNP D10 D9 DY+ DYD8 D7 D6 D5 D4 D3 D2 D1 DG+ DGCON_4XRJ45 BPS_OUT0 1 2 Q1 2N7002 BPS_OUT0 1 2 Q9 2N7002 BPS_OUT0 1 2 Q2 2N7002 (P13) BPS_OUT0R159 47 DNPY4 4 3 DNP VDD OUT OE GND 125MHz U9 1 DNP 2 C122 0.1UF(P7) TSEC3_LINK#BPS_OUT0 1 2Q10 2N7002TSEC1 & TSEC3 BYPASS+5V +5V +5V +5V(P7) TSEC3_TXVA+ (P7) TSEC3_TXVA(P7) TSEC3_TXVB+ (P7) TSEC3_TXVB(P7) TSEC3_TXVC+ATSEC3_TXVA+ C250 TSEC3_TXVATSEC3_TXVB+ C249 TSEC3_TXVBTSEC3_TXVC+ C248 TSEC3_TXVCTSEC3_TXVD+ C247 TSEC3_TXVD0.1UF 0.1UF 0.1UF 0.1UF5 P3_D0+ 4 3 RJ3_D0+ 2 BP1_D1+ 15 P3_D1+ 4 3 RJ3_D1+ 2 BP1_D0+ 15 P3_D2+ 4 3 RJ3_D2+ 2 BP1_D2+ 1(P7) TSEC3_ACT#5 4 6 8 7 9 11 10 121:120 21 19 17 18 16 14 15 13 R375 75.0 R376 75.0 R377 75.0P5_D1+ P5_D1P5_D2+ P5_D2-1:1K3 TQ2-3VK11 TQ2-3VK4 TQ2-3V D365 P3_D3+ 4 3 RJ3_D3+ 2 BP1_D3+ 1NO1 NC1 W12 1 31:123 24 22P5_D0+ P5_D0R14 TSEC3_ACT#R24 47R45 47R25 47R46 47111(P7) TSEC3_TXVC(P7) TSEC3_TXVD+ (P7) TSEC3_TXVD-1NO1NC1NO1NC1NO1NC1K12 TQ2-3VW1W1W11:1ANC2NC2NC2NC2NO2NO2NO2NO2W2W2W2W2P5_D3+ P5_D3R378 75.0 +3_3V 22PF C187 D14 R346 R347 C211 1000PF 200 200 C188 22PF 2 Ylw 1 Grn LED GRN/YLW 3 TSEC3_LINK# BPS_OUT0 1 4 TSEC3_ACT#D34 2D35 2D37 2 RB521S-30 ICAP Classification: Drawing Title: Q12 2N7002 Page Title: FCP: ___ FIUO: X PUBI: ___6 P3_D07 RJ3_D0- 8 BP1_D1- 9 3 106 P3_D17 RJ3_D1- 8 BP1_D0- 9 3 106 P3_D27 RJ3_D2- 8 BP1_D2- 9 3 10RB521S-30RB521S-30RB521S-30Q3 2N7002 2BPS_OUT0 1 2Q11 2N7002BPS_OUT0 1 2Q4 2N70026 P3_D37 RJ3_D3- 8 BP1_D3- 9 3 102BPS_OUT0 1 2P2020SECURE-00ETHERNET PHY1Size C Date: Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Populated for Desktop EnclosureRev B1 of 16Sheet65432 54321+3_3V +3_3V +1_2V U39B VDDREG VSC8641 Power U39CDU39D VSC8641 JTAG 10 TCK TDI TDO TMS NTRST VSC8641XKO 6 5 9 11 R390 4.7KD68 3 4 61 82 88 93 69 70 15 U39AR362 10.0K R380 R382 R384 0 0 0 DNP DNP DNP R386 8.25K R388 0 DNP TSEC2_CMODE0 TSEC2_CMODE1 TSEC2_CMODE2 TSEC2_CMODE3 TSEC2_CMODE4 R379 0 R381 0 R383 R385 5.9K 0 DNP R387 2.26K TSEC_INT_N TSEC_MDC TSEC_MDIO OSCEN2 (P5,6) TSEC_RST# +LVDD TSEC_RST# R397 4.7K 14 13VSC8641 Control EECLK EEDAT REG_EN 67 R361 4.7K +1_2VA7 8 19 20 55VDD12_1 VDD12_2 VDD12_3 VDD12_4 VDD12_5VDD33_1 VDD33_2 VDD33_3 VDD33_4 VDD33_5 VDD33_6 REG_OUT_1 REG_OUT_2 VDDIOmicroC2070.1UF +LVDD56 57 58 59 60 16 17 18 66 12 50CMODE0 CMODE1 CMODE2 CMODE3 CMODE4 MDINT MDC MDIO OSCEN/CLKOUT NRESET NSRESET83 C206 REF_FILT REF_REXT NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8 NC9 NC10 NC11 NC12 NC13 NC14 NC15 NC16 NC17 NC18 80 81 1 2 24 51 52 72 73 74 75 76 77 78 79 96 97 98 99 100 R359 2.0K C28 1.0UF C29 0.1UF 25 101 1.0UFVDD12AVSS VSSPAD(P5,6) TSEC_INT_N (P6,11) TSEC_MDC (P6) TSEC_MDIOVDDIOMAC_1 VDDIOMAC_2 VDDIOMAC_3 VDDIOMAC_423 32 38 5321 22 TSEC2_RXCTL R391 0 26 27 28 29 30 31 33 34 35 36 37VSC8641XKO (P6) TSEC2_RXCTL +3_3V TSEC2_RXD3 TSEC2_RXD2 TSEC2_RXD1 TSEC2_RXD0 TSEC2_RXCLK R392 R393 R394 R395 R396 0 0 0 0 0CRS COL RX_DV RX_ER RXD7 RXD6 RXD5 RXD4 RXD3 RXD2 RXD1 RXD0 RX_CLKTXVND TXVPD92 91TSEC2_TXVDTSEC2_TXVD+C32 10UFC36 0.1UFC31 0.1UFC30 0.1UFC35 0.1UFC34 0.1UFC41 0.1UFC224 0.1UF71 C205 R360 4.7K PHY2_XO 3 2 R358 1.0M Y12 94 95GND GNDPLLMODE XTAL2 XTAL1(RefClk) VSC8641XKO(P6) (P6) (P6) (P6) (P6)TSEC2_RXD3 TSEC2_RXD2 TSEC2_RXD1 TSEC2_RXD0 TSEC2_RXCLKTXVNC TXVPC90 89TSEC2_TXVCTSEC2_TXVC++LVDD+1_2V VSC8641 Data18PF C204PHY2_XIC58 10UFC53 0.1UFC44 0.1UFC55 0.1UFC56 0.1UFC57 10UFC50 0.1UFC51 0.1UFC40 0.1UFC43 0.1UF R398 100 (P6) TSEC2_TXCLK TSEC2_TXCLK 39 40 41 42 43 44 45 46 47 48 49 54 TX_CLK GTX_CLK TXD7 TXD6 TXD5 TXD4 TXD3 TXD2 TXD1 TXD0 TX_ER TX_ENTXVNB TXVPB87 86TSEC2_TXVBTSEC2_TXVB+CC18PFCSX3-AB-18-254 1PHY ADDRESS = 00010TXVNA TXVPA85 84TSEC2_TXVATSEC2_TXVA+(P6) (P6) (P6) (P6) (P6)TSEC2_TXD3 TSEC2_TXD2 TSEC2_TXD1 TSEC2_TXD0 TSEC2_TXCTLTSEC2_TXD3 TSEC2_TXD2 TSEC2_TXD1 TSEC2_TXD0 TSEC2_TXCTLLED0 LED1 LED2 LED365 64 63 62TSEC2_ACT# TSEC2_LINK#+3_3V +3_3V +1_2V U41B VDDREG VSC8641 Power U41C R420 10.0K R81 R85 R91 0 0 0 DNP DNP DNP R95 8.25K R101 2.26K 14 13 VSC8641 Control EECLK EEDAT REG_EN 67 R419 4.7K +1_2VA 7 8 19 20 55 VDD12_1 VDD12_2 VDD12_3 VDD12_4 VDD12_5 VDD33_1 VDD33_2 VDD33_3 VDD33_4 VDD33_5 VDD33_6 REG_OUT_1 REG_OUT_2 VDDIOmicro 3 4 61 82 88 93 69 70 15 U41D VSC8641 JTAG 10 TCK U41A C255 0.1UF +LVDD 21 22 TSEC3_RXCTL R437 0 26 27 28 29 30 31 33 34 35 36 37 CRS COL RX_DV RX_ER RXD7 RXD6 RXD5 RXD4 RXD3 RXD2 RXD1 RXD0 RX_CLK TDI TDO TMS NTRST VSC8641XKO 6 5 9 11 R436 4.7K 68 VSC8641XKOPHY ADDRESS = 00011TSEC3_CMODE0 TSEC3_CMODE1 TSEC3_CMODE2 TSEC3_CMODE3 TSEC3_CMODE4 R82 0 R86 0 R92 5.9K R96 0 DNP R102 0 DNP TSEC_INT_N TSEC_MDC TSEC_MDIO OSCEN3 TSEC_RST# +LVDD R443 4.7K56 57 58 59 60 16 17 18 66 12 50CMODE0 CMODE1 CMODE2 CMODE3 CMODE4 MDINT MDC MDIO OSCEN/CLKOUT NRESET NSRESET83 C254 REF_FILT REF_REXT NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8 NC9 NC10 NC11 NC12 NC13 NC14 NC15 NC16 NC17 NC18 80 81 1 2 24 51 52 72 73 74 75 76 77 78 79 96 97 98 99 100 R417 2.0K C68 1.0UF C67 0.1UF 25 101 1.0UFVDD12AVSS VSSPADVDDIOMAC_1 VDDIOMAC_2 VDDIOMAC_3 VDDIOMAC_423 32 38 53(P6) TSEC3_RXCTLTXVND TXVPD92 91TSEC3_TXVDTSEC3_TXVD+TSEC3_TXVD- (P6) TSEC3_TXVD+ (P6)BBVSC8641XKO+3_3V+1_2V(P6) (P6) (P6) (P6) (P6)TSEC3_RXD3 TSEC3_RXD2 TSEC3_RXD1 TSEC3_RXD0 TSEC3_RXCLKTSEC3_RXD3 TSEC3_RXD2 TSEC3_RXD1 TSEC3_RXD0 TSEC3_RXCLKR438 R439 R440 R441 R4420 0 0 0 0TXVNC TXVPC90 89TSEC3_TXVCTSEC3_TXVC+TSEC3_TXVC- (P6) TSEC3_TXVC+ (P6)71 C258 3 2 R418 4.7K PHY3_XO R424 1.0M 18PF Y14 94 95GND GNDPLLMODE XTAL2 XTAL1(RefClk) VSC8641XKOVSC8641 DataC71 10UFC274 0.1UFC81 0.1UFC80 0.1UFC69 0.1UFC70 0.1UFC77 0.1UFC83 0.1UF +LVDDC103 10UFC93 0.1UFC91 0.1UFC86 0.1UFC82 0.1UFTXVNB TXVPB87 86TSEC3_TXVBTSEC3_TXVB+TSEC3_TXVB- (P6) TSEC3_TXVB+ (P6)R444 (P6) TSEC3_TXCLK C104 10UF C101 0.1UF C102 0.1UF C97 0.1UF C88 0.1UF (P6) (P6) (P6) (P6) (P6) TSEC3_TXD3 TSEC3_TXD2 TSEC3_TXD1 TSEC3_TXD0 TSEC3_TXCTL TSEC3_TXD3 TSEC3_TXD2 TSEC3_TXD1 TSEC3_TXD0 TSEC3_TXCTL TSEC3_TXCLK10018PFPHY3_XI CSX3-AB-18-25 U4 TSEC2_TXVA+ C201 TSEC2_TXVATSEC2_TXVB+ C200 TSEC2_TXVBTSEC2_TXVC+ C199A4 1C2560.1UFS1 S22 1 3 5 4 6 8 7 9 11 10 121:139 40 41 42 43 44 45 46 47 48 49 5423 24 22 20 21 19 17 18 16 14 15 13 R11 75.0 R10 75.0 R9 75.0P4_D0+ P4_D0P4_D1+ P4_D1P4_D2+ P4_D2P4_D3+ Y 12 11 P4_D3R8 75.0 +3_3V DNP R13 TSEC2_LINK# DNP R12 TSEC2_ACT# 100 G 10 9 RJ45-8 P4_D0+ P4_D0P4_D1+ P4_D2+ P4_D2P4_D1P4_D3+ P4_D31 2 3 4 5 6 7 8 +3_3V P2 R344 RJ45 SHLD R345 200 C186 22PF 1 Grn LED GRN/YLW Populated for Desktop Enclosure 22PF C185 D13 200 2 Ylw 3 TSEC2_LINK# 4 TSEC2_ACT#TX_CLK GTX_CLK TXD7 TXD6 TXD5 TXD4 TXD3 TXD2 TXD1 TXD0 TX_ER TX_ENTXVNA TXVPA85 84TSEC3_TXVATSEC3_TXVA+TSEC3_TXVA- (P6) TSEC3_TXVA+ (P6)LED0 LED1 LED2 LED365 64 63 62TSEC3_ACT# TSEC3_LINK#TSEC3_ACT# (P6) TSEC3_LINK# (P6)1:10.1UFVSC8641XKO1:10.1UFTSEC2_TXVCTSEC2_TXVD+ C198 TSEC2_TXVD0.1UFA1:1100 ICAP Classification: Drawing Title: Page Title: FCP: ___ FIUO: X PUBI: ___P2020SECURE-00Populated for 1U Enclosure Size C Date:3 2C6 1000PFETHERNET PHY2-3Document Number SCH-26146 PDF: SPF--26146 Tuesday, February 02, 20101Rev B1 of 16Sheet754 54321+1_1VU17B U17AVCC11_1 VCC11_2 VCC11_3 VCC11_4 VCC11_5 VCC11_6 VCC11_7 VCC11_8 VCC11_9 VCC11_10 VCC11_11 VCC11_12 VCC11_13 VCC11_14 VCC11_15 VCC11_16 VCC11_17 VCC11_18 VCC11_19 VCC11_20 VCC11_21 VCC11_22 VCC11_23 VCC11_24 VCC11_25 VCC11_26 VCC11_27 VCC11_28 VCC11_29 VCC11_30E7 E9 E13 F7 F9 G7 G9 H7 H9 J7 J9 K7 K9 L7 L9 M7 M9 M13 E12 F13 G12 K12 L13 M12 F12 L12 J4 J5 N4 N582571EB(P9) (P9) (P9) (P9) PCIE_TX2PCIE_TX2+ PCIE_TX3PCIE_TX3+ PCIE_TX2PCIE_TX2+ PCIE_TX3PCIE_TX3+ R2 T2 M2 N2 E1 F1 B1 C1 P1 R1 L1 M1 D2 E2 A2 B2 J2 K2 1.4K G2 H2 (P5,9) PCIE_RST# +3_3V R121 R105 R138 R100 R122 10.0K 10.0K 10.0K 10.0K 10.0K SRDSO_0_MINUS SRDSO_0_PLUS SRDSI_0_MINUS SRDSI_0_PLUS SRDSO_1_MINUS SRDSO_1_PLUS SERDES SRDSI_1_MINUS SRDSI_1_PLUS SRDSA_SIG_DET SRDSB_SIG_DET SRDS_RCOMPN SRDS_RCOMPP F15 G15 F16 E16 L15 K15 L16 M16 B4 C4 H14 H15 R426 1.4K +3_3V +1_8V PCIE_RST# T6 PERN0 PERP0 PERN1 PERP1 PERN2 PERP2 PERN3 PERP3 PETN0 PETP0 PETN1 PETP1 PETN2 PETP2 PETN3 PETP3 PE_CLKN PE_CLKP PE_RCOMPN PE_RCOMPP PE_RST C281 10UF C282 0.1UF C275 0.1UF C276 0.1UF MDI_MINUS0_0 MDI_PLUS0_0 MDI_MINUS0_1 MDI_PLUS0_1 MDI_MINUS0_2 MDI_PLUS0_2 MDI_MINUS0_3 MDI_PLUS0_3 PHY ANALOG PCI EXPRESS RBIAS0N RBIAS0P MDI_MINUS1_0 MDI_PLUS1_0 MDI_MINUS1_1 MDI_PLUS1_1 MDI_MINUS1_2 MDI_PLUS1_2 MDI_MINUS1_3 MDI_PLUS1_3 RBIAS1N RBIAS1P B14 A14 B15 A15 C15 C16 D15 D16 D14 E14 +3_3V R14 T14 R15 T15 P15 P16 N15 N16 N14 M14 R73 P1_MDI0P1_MDI0+ P1_MDI1P1_MDI1+ P1_MDI2P1_MDI2+ P1_MDI3P1_MDI3+ 1.4K +3_3V R76 EE_DO 3.3K 2 3 4 R77 P2_MDI0P2_MDI0+ P2_MDI1P2_MDI1+ P2_MDI2P2_MDI2+ P2_MDI3P2_MDI3+ 1.4K EE_CS# 1 U14 CS_B SO VCC HOLD_B SCK SI 8 7 6 5 EE_SK EE_DI +3_3V+3_3VDC273 0.1UFR99 3.3K +1_8VA4 A10 D7 D9 N7 N9 T5 T11VCC33_1 VCC33_2 VCC33_3 VCC33_4 VCC33_5 VCC33_6 VCC33_7 VCC33_8(P9) (P9) (P9) (P9)PCIE_RX2PCIE_RX2+ PCIE_RX3PCIE_RX3+PCIE_RX2PCIE_RX2+ PCIE_RX3PCIE_RX3+C112 C110C111 0.1UF C109 0.1UF0.1UF PCIE_C_RX2PCIE_C_RX2+ 0.1UF PCIE_C_RX3PCIE_C_RX3+WP_B GND(P9) ETH_REFCLK(P9) ETH_REFCLK+ETH_REFCLKETH_REFCLK+ R140AT25128AN-10SU-1.8E10 F10 G10 H10 J10 K10 L10 M10 H4 H5 K5 M4 M5 K4VCC18_1 VCC18_2 VCC18_3 VCC18_4 VCC18_5 VCC18_6 VCC18_7 VCC18_8 VCC18_9 VCC18_10 VCC18_11 VCC18_12 VCC18_13 VCC18_1482571EB POWERA5 A11 D6 D8 D10 E5 E6 E8 F5 F6 F8 G6 G8 H6 H8 J6 J8 K6 K8 L6 L8 M6 M8 N6 N8 N10 T4 T10T16 T1 R16 P14 P2 N13 N12 N11 N3 N1 M15 M11 M3 L14 L11 L5 L4 L3 L2 K16 K14 K13 K11 K3B7 B8 T3 C8 P11LAN0_DIS LAN1_DIS DEV_OFF AUX_PWR PE_WAKEPOWER MANAGEMENTVSSA_60 VSSA_59 VSSA_58 VSSA_57 VSSA_56 VSSA_55 VSSA_54 VSSA_53 VSSA_52 VSSA_51 VSSA_50 VSSA_49 VSSA_48 VSSA_47 VSSA_46 VSSA_45 VSSA_44 VSSA_43 VSSA_42 VSSA_41 VSSA_40 VSSA_39 VSSA_38 VSSA_37VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28VSSA_1 VSSA_2 VSSA_3 VSSA_4 VSSA_5 VSSA_6 VSSA_7 VSSA_8 VSSA_9 VSSA_10 VSSA_11 VSSA_12 VSSA_13 VSSA_14 VSSA_15 VSSA_16 VSSA_17 VSSA_18 VSSA_19 VSSA_20 VSSA_21 VSSA_22 VSSA_23 VSSA_24 VSSA_25 VSSA_26 VSSA_27 VSSA_28 VSSA_29 VSSA_30 VSSA_31 VSSA_32 VSSA_33 VSSA_34 VSSA_35 VSSA_36A1 A16 B16 C2 C14 D1 D3 D11 D12 D13 E3 E4 E11 E15 F2 F3 F4 F11 F14 G1 G3 G4 G5 G11 G13 G14 G16 H3 H11 H12 H13 J3 J11 J12 J13 K1D82571EBCC289 10UFC285 0.1UFC287 0.1UFC283 0.1UFC288 0.1UFC286 0.1UFC284 0.1UF +1_1V +3_3V DNP R19 P2_LINK# RJ2_D3RJ2_D3+ RJ2_D1RJ2_D2RJ2_D2+ RJ2_D1+ RJ2_D0RJ2_D0+ 1:1 23 24 22 20 21 19 17 18 16 14 15 13 P2_D0+ P2_D0P2_D1+ P2_D1P2_D2+ P2_D2P2_D3+ R351 P2_D3C192 22PF R367 75.0 C239 0.01UF C242 0.01UF C241 0.01UF C240 0.01UF R368 75.0 R369 75.0 R370 75.0 +5V +5V 200 1 Grn LED GRN/YLW Populated for Desktop Enclosure DNP R350 +3_3V 22PF C191 D16 200 2 Ylw 3 P2_LINK# R5 0 4 P2_ACT# C1 22PF R18 P2_ACT# DNP 100 100 Populated for 1U Enclosure P3B B12 B11 B8 B7 B6 B5 B4 B3 B2 B1 B10 B9 BY+ BYB8 B7 B6 B5 B4 B3 B2 B1 BG+ BGCON_4XRJ45C(P5,9,12,15) I2C2_SCL (P5,9,12,15) I2C2_SDAI2C2_SCL I2C2_SDA R120 3.3KT12 R12 R11 P7 R7SMB/FAST SMBCLK0 MANAGEMENT SMBD0 SMBALRT/PCI_PWR_GOOD FLBSD FLBINTEXEE_CS# EE_SK EE_DO EE_DIC13 B12 A12 C12 P10 R10 T9 R9EE_CS EE_SK EE_DO EE_DI FLSH_CE FLSH_SCK FLSH_SI FLSH_SOTEST INTERFACE EEPROM SERIAL FLASHJTCK JTDI JTDO JTMS TEST_ENP4 R3 P5 P3 R5 A13 B13 T13 R13 D4 D5R130 R136 R133 R1251K 1K 1K 1K R414 49.9C234 0.1UFC233 0.1UFC263 10UFC280 0.1UFC277 0.1UFC278 0.1UFC259 0.1UFC279 0.1UFC260 0.1UFC261 0.1UFC262 0.1UFIEEE_TEST0N IEEE_TEST0P IEEE_TEST1N IEEE_TEST1P THERM_DP THERM_DNR413 49.9R412 49.9R411 49.9+1_8V U11P2_MDI0+ C73 8.0PF P2_MDI02 P2_MDI1+ Y2 25MHz P2_MDI1C72 8.0PF P2_MDI2+ P2_MDI2+3_3V P2_MDI3+ P2_MDI3-2 1 3 5 4 6 8 7 9 11 10 121:11P2_LINK# P2_ACT# P1_LINK# P1_ACT#B11 C11 B10 C10 P8 R8 T8 P9LED0_0 LED0_1 LED0_2 LED0_3 LED1_0 LED1_1 LED1_2 LED1_3XTAL1 CLOCK LED XTAL2J16ETH_XI 30H16 ETH_XO R751:11:1BB9 A9 C9 A8 P6 B6 C6 R6 C230 0.1UF C229 0.1UFSDP0_0 SDP0_1 SDP0_2 SDP0_3 SDP1_0 SDP1_1 SDP1_2 SDP1_3SOFTWARE DEFINED5 P2_D2+ 4 3 RJ2_D2+ 2 BP2_D2+ 1+3_3V DNP R21 P1_LINK# RJ1_D3RJ1_D3+ RJ1_D1RJ1_D2RJ1_D2+ RJ1_D1+ RJ1_D0RJ1_D0+ R20 P1_ACT# DNP SH1 SH2 SH3 SH4 100 100P3A A12 A11 A8 A7 A6 A5 A4 A3 A2 A1 A10 A9 AY+ AYA8 A7 A6 A5 A4 A3 A2 A1 AG+ AG+5VU12 P1_MDI0+ P1_MDI0P1_MDI1+ P1_MDI1P1_MDI2+ P1_MDI2P1_MDI3+ P1_MDI32 1 3 5 4 6 8 7 9 11 10 12 1:1 23 24 22 20 21 19 17 18 16 14 15 13 P1_D0+ P1_D0P1_D1+ P1_D1P1_D2+ P1_D2P1_D3+ P1_D3-LAN2 & LAN3 BYPASS+5V +5V6 P2_D27 RJ2_D2- 8 BP2_D2- 9 3 102+5V R26 47 +5VD28D29 25 P1_D0+ 4 3 RJ1_D0+ 2 BP2_D0+ 15 P1_D1+ 4 3 RJ1_D1+ 2 BP2_D1+ 11:1R49 475 P1_D2+ 4 3 RJ1_D2+ 2 BP2_D2+ 11:1R28 47R29 47+5V5 P2_D0+ 4 3 RJ2_D0+ 2 BP2_D1+ 1RB521S-306 P2_D37 RJ2_D3- 8 BP2_D3- 9 3 10RB521S-305 P1_D3+ 4 3 RJ1_D3+ 2 BP2_D3+ 11:16 7 8 9 10SH1 SH2 SH3 SH4 CON_4XRJ45K7 TQ2-3V D225 P2_D1+ 4 3 RJ2_D1+ 2 BP2_D0+ 11TQ2-3V K81R50 47K5 TQ2-3VR47 47BPS_OUT1 1 2Q6 2N7002BPS_OUT1 1 2Q14 2N70021D26 216 P1_D27 RJ1_D2- 8 BP2_D2- 9 3 10P2_D0RJ2_D0BP2_D1-K15 TQ2-3V D2321D246 P1_D07 RJ1_D0- 8 BP2_D0- 9 3 10A R399 49.9 R400 49.9 R401 49.9 R402 49.9 R363 75.0 C235 0.01UF C227 0.1UF C228 0.1UF R353 C208 1000PF C194 22PF 200 1 Grn LED GRN/YLW C236 0.01UF C237 0.01UF C238 0.01UF R352 R364 75.0 R365 75.0 R366 75.0 +3_3V 22PF C193 D17 200 2 Ylw 3 42K16 TQ2-3V D25 2RB521S-30NC2 NO2 W2K13 TQ2-3V211R406 49.9R405 49.9R404 49.9R403 49.9+1_8V82571EB1K6 TQ2-3V5 P2_D3+ 4 3 RJ2_D3+ 2 BP2_D3+ 1RSVD_A3 RSVD_A6 RSVD_B3 RSVD_B5 RSVD_C3 RSVD_C5 RESERVED RSVD_C7 RSVD_H1 RSVD_J1 RSVD_J14 RSVD_J15 SMBD1 SMBCLK1 DEVICE_DIS_N LAN_PWR_GOOD NC_T7A3 A6 B3 B5 C3 C5 C7 H1 J1 J14 J15 P12 P13 A7 R4 T7R123 R131 R134 R126 R10710.0K 10.0K 10.0K 10.0K 10.0K R407 49.9 R408 49.9 R409 49.9 R410 49.9BR108 R78 R109100K 100K 10.0KPopulated for 1U EnclosureC231 0.1UFC232 0.1UF C209 1000PF R27 47 R48 47NO1 NO2NC1 NC2NO1NC1K14 TQ2-3VW1 W2W1 W2NC2NO2NO1NC1W1NO1NC1W16 P1_D17 RJ1_D1- 8 BP2_D1- 9 3 106 P1_D37 RJ1_D3- 8 BP2_D3- 9 3 106 P2_D17 RJ2_D1- 8 BP2_D0- 9 3 10RB521S-30 BPS_OUT1 1 Q15 2N 2N7002RB521S-30 BPS_OUT1 1 2 Q5 2N7002P1_ACT# BPS_OUT1 1 2 P1_LINK#Q7 2N70023222Populated for Desktop Enclosure2NO1 NO2NC1 NC2W1 W2NC2NO2W2NC2NO2W2NO1 NO2NC1 NC2W1 W2NO1NC1NO1NC1W1W1ARB521S-30NC2NO2W2RB521S-30D27RB521S-30ICAP Classification: Drawing Title: Page Title:FCP: ___FIUO: XPUBI: ___BPS_OUT1 1P2020SECURE-00BPS_OUT1 1 Q13 2N7002(P13) BPS_OUT1BPS_OUT1 1Q16 2N7002ETHERNET CONTSize C Date: Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet85432 54321S_1V8A L20 1 1 C214 0.1UFSERDES x4 (9 of 11)+1_8V 60OHM 2 1 1 C225 47UF C45 0.1UF C226 47UF C54 0.1UF C46 0.1UF SATA_RX0+ SATA_RX0J1 7 6 5 4 SATA_TX0SATA_TX0+ C52 47UF C48 0.1UF C47 0.1UF 3 2 1 GND RXp RXn GND TXn TXpD22S_1V8AD(P8) (P8) (P8) (P8)PCIE_RX2+ PCIE_RX2PCIE_RX3+ PCIE_RX3-PCIE_RX0+ PCIE_RX0PCIE_RX1+ PCIE_RX1PCIE_RX2+ PCIE_RX2PCIE_RX3+ PCIE_RX3SD_REFCLK+ SD_REFCLKR188 R162 200AH12 AJ12 AH14 AJ14 AH16 AJ16 AH18 AJ18 AG15 AF15 AG11 100 AF19SD_RX0 SD_RX0_B SD_RX1 SD_RX1_B SD_RX2 SD_RX2_B SD_RX3 SD_RX3_B SD_REF_CLK SD_REF_CLK_B SD_IMP_CAL_RX SD_IMP_CAL_TX P2020SD_TX0 SD_TX0_B SD_TX1 SD_TX1_B SD_TX2 SD_TX2_B SD_TX3 SD_TX3_B SD_PLL_TPA SD_PLL_TPDAD12 SD_TX0+ AE12 SD_TX0AE13 SD_TX1+ AF13 SD_TX1AE17 SD_TX2+ AF17 SD_TX2AD18 SD_TX3+ AE18 SD_TX3AD16 AE15C131 C130 C127 C125C132 0.1UF C129 0.1UF C128 0.1UF C126 0.1UF0.1UF 0.1UF 0.1UF 0.1UFPCIE_TX0+ PCIE_TX0PCIE_TX1+ PCIE_TX1PCIE_TX2+ PCIE_TX2PCIE_TX3+ PCIE_TX3-PCIE_TX2+ PCIE_TX2PCIE_TX3+ PCIE_TX3-(P8) (P8) (P8) (P8)21C215 0.1UFC218 0.1UFC219 0.1UFC223 0.1UFC222 0.1UFC221 0.1UF1S_VDDO C202 47UFL8 1+3_3V 60OHM 22U24IC213 0.1UFC216 0.1UFC217 0.1UFC220 0.1UFC212 0.1UFC203 47UFGND CON SATA 7U7AVDDX VDDSPLL VDDSRX1 VDDSRX2 VDDSTX1 VDDSTX2 VDDSTX3 VDDSTX4 VDDPRX VDDPTX VDDPTXPLL VDDPRXPLL VDDD1 VDDD2 VDDD3 VDDO1 VDDO285 2 3 19 7 10 12 15 27 32 33 23 38 54 75 44 672J2 RX0+ RX0TX0+ TX0RX1+ RX1TX1+ TX118 17 13 14 4 5 9 8 C20 C23 0.01UF C21 0.01UF C22 0.01UF C26 0.01UF C25 0.01UF 0.01UF SATA_RX0+ SATA_RX0SATA_TX0+ SATA_TX0SATA_RX1+ SATA_RX1SATA_TX1+ SATA_TX1SATA_RX1+ SATA_RX17 6 5 4 C27 C24 0.01UF 0.01UF SATA_TX1SATA_TX1+ 3 2 1 GND RXp RXn GND TXn TXp GND CON SATA 7PCIE_TX1+ PCIE_TX1PCIE_RX1+ PCIE_RX1C4225 26PRX+ PRXPTX+ PTXREFCLK+ REFCLKPERSTU7B 39 40 41 42 43 45 46 47 72 73 74 82 83 76 77 78 79 80 81 R60 4.7K FL_DATA0 FL_DATA1 FL_DATA2 FL_DATA3 FL_DATA4 FL_DATA5 FL_DATA6 FL_DATA7 FL_RD FL_WR FL_CS I2C_SDAT I2C_SCLK TMS TCK TDI TDO TRST SCAN_MODE SiI3132PCIE_C_RX1+ 30 0.1UF C38 0.1UF PCIE_C_RX1- 29 20 21 34SATA_REFCLK+ SATA_REFCLKFL_ADDR0 FL_ADDR1 FL_ADDR2 FL_ADDR3 FL_ADDR4 FL_ADDR5 FL_ADDR6 FL_ADDR7 FL_ADDR8 FL_ADDR9 FL_ADDR10 FL_ADDR11 FL_ADDR12 FL_ADDR13 FL_ADDR14 FL_ADDR15 FL_ADDR16 FL_ADDR17 FL_ADDR18 49 50 51 52 53 55 56 57 58 59 61 62 63 64 65 68 69 70 71 +3_3V (P5,8) PCIE_RST# PCIE_RST#SATA Activity LED0D5 R36 330 2 1 LED_GRN_DL D6 1 LED_GRN_DL 37 36 LED0 LED1 VSSX VSSSPLL VSSRX1 VSSRX2 VSSTX VSSA1 VSSA2 VSSA3 VSSREF VSSD1 VSSD2 VSSD3 VSSD4 VSSD5 XTALO XTALI/CLKI EPAD 86 87 SATA_XO SATA_XI 3 2 Y1 R59 1.0M 18PF C33 C39C13 22PFC14 22PF88 1 6 16 11 24 28 31 22 35 48 60 66 8489SiI3132CSX3-AB-18-254 1SATA Activity LED1GNDGNDR37330218PFCC+3_3V P4 R119 +3_3V L13 VDDA_C C118 0.1UF C123 1.0UF U19 R193 3 2 18PF C134 R194GND+3_3V 4.7K+1_5V_MPCIE+3_3V+3_3V MPCIE_CLKMPCIE_CLK+1 C124 1000OHM 0.01UF21 3 5 7 9 11 13 15WAKE# RSV1 RSV2 CLKREQ# GND2 REFCLKREFCLK+ GND33.3V GND1 1.5V RSV3 RSV4 RSV5 RSV6 RSV72 4 6 8 10 12 14 16C264 22UFC268 0.1UFC271 0.1UFC267 0.1UFKEYPCIE_RX0PCIE_RX0+ PCIE_TX0PCIE_TX0+ 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 RSV8 GND4 RSV9 RSV10 GND5 PERST# PERN0 +3.3AUX PERP0 GND6 GND7 +1.5V (1) GND8 SMBCLK PETN0 SMBDATA PETP0 GND10 GND11 USB_DRSV11 USB_D+ RSV12 GND12 RSV14 LED_WWAN# RSV16 LED_WLAN# RSV18 LED_WPAN# RSV20 +1.5V (2) RSV22 GND13 RSV24 +3.3V CONN PCI EXP 52 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 PCIE_RST#C133 1K 1K R195 R196 1K 1K 1 2 3 4 5 6 7 8GNDR197 1.0MY525MHz_IN1 25MHz_OUT1S0 S1 SS0 X1/CLK X2 OE GNDX SS1VDDX CLK0 CLK0 GNDA VDDA CLK1 CLK1 IREF16 15 14 13 12 11 10 9 R158 475100M_CLK2 100M_CLK2# 100M_CLK1 100M_CLK1#R154 R155 R156 R15733 33 33 33SATA_REFCLK+ SATA_REFCLKSD_REFCLK+ SD_REFCLK-I2C2_SCL I2C2_SDA USB2_DM USB2_DPI2C2_SCL (P5,8,12,15) I2C2_SDA (P5,8,12,15) USB2_DM (P10) USB2_DP (P10)18PFBCSX3-AB-18-254 1PI6C557-03LEC142 1.0UF C140 0.1UF R261 3 2 18PF C154 R262GNDC145 0.01UFBC153 1K 1K R263 R264 1K 1KU25 1 2 3 4 5 6 7 8 S0 S1 SS0 X1/CLK X2 OE GNDX SS1 VDDX CLK0 CLK0 GNDA VDDA CLK1 CLK1 IREF 16 15 14 13 12 11 10 9 R229 475 100M_CLK3 100M_CLK3# 100M_CLK4 100M_CLK4# R225 R226 R227 R228 33 33 33 33 MPCIE_CLK+ MPCIE_CLK+1_5V_MPCIEGNDR267 1.0MY925MHz_IN2 25MHz_OUT2ETH_REFCLK+ ETH_REFCLK-(P8) (P8)18PFCSX3-AB-18-254 1PI6C557-03LER149 49.9R150 49.9R151 49.9R152 49.9R213 49.9R214 49.9R215 49.9R216 49.9C265 22UFC266 0.1UFC270 0.1UFC269 0.1UFAAICAP Classification: Drawing Title: Page Title:FCP: ___FIUO: XPUBI: ___P2020SECURE-00SATA&PCIESize C Date:5 4 3 2Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet9 54321+3_3V C1620.1UF SN74LVC1G04 5 4D+3_3VVCC YNC A GND1 2 3 +3_3V 31 30 25 U31 U24HUSB Interface (8 of 11)USB_FLG# C404 0.1UF 16 6 C408 0.1UF C416 0.1UF C417 0.1UFDU32 R285 1K ULPI_D0 ULPI_D1 ULPI_D2 ULPI_D3 ULPI_D4 ULPI_D5 ULPI_D6 ULPI_D7 ULPI_DIR ULPI_STP ULPI_NXT R284 22VDD1_3.3VDD3_3.3VDD4_3.3VDD2_3.3REG_ENUSB1_5V DM DP ID 8 7 5 4 28 27 R268 USB_XI USB_XO 820 3 2 C159 USB_HUB_DM USB_HUB_DP C152 0.1UFUSB_PWRFAULTULPI_CLKULPICLK14 9CLKOUT RST CPEN VDDA1.8 GND2 GND1 RBIAS VDD1.8 VDD1_1.8 PAD 32 26 15 USB_VDD C419 0.1UF C422 10UF R275 12.0K 27 PFP2020 TP4 +5V +3_3V USB_CPEN USB_VDDA C406 0.1UF3 29 C409 10UF USB3300+3_3V C161 0.1UF U29CR270 10.0K21R48310.0K7 1 4 6IN CTLA CTLB GNDOUTA OUTB FLGA FLGB8 5 2 3 USB_FLG#USB1_5V USB2_5V C158 100UF U30 USB1_DM +3_3V 1 2 USB2_DM R251 10.0K USB_FLG# R254 330 SRV05-4 SRV05-4 3 6 5 4 USB1_DP USB1_5V USB2_DP USB4_DM USB3_DM 1 2 3 U26 6 5 4 USB3_DP USB2_5V USB4_DP334 1USB_PWRFAULTC29USB_DIR USB_STP USB_NXT USB_CLKA28 B29 B26 D2712 13 11DIR STP NXTGNDGNDUSB_D0 USB_D1 USB_D2 USB_D3 USB_D4 USB_D5 USB_D6 USB_D7C26 A26 A27 D26 B25 B28 C25 C2810 24 23 22 21 20 19 18 17VBUS_DT DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7VBUS XI XOY10 24MHZR281 1.0M27 PF C160CMIC2506YM3V3_HUB 48 47 46 45 44 43 42 41 40 39 38 37 U22L16+3_3VDGND5DGND4PWREN1#PAMBER1PGREEN1OVCUR1#DGND3DVDD5DVDD4DVDD33V3_HUBPGANGPSELF1 C324 0.1UF PAMBER2 PGREEN2 DVDD2 DGND2 PAMBER3 36 35 34 33 32 C336 0.1UF C330 0.1UF C345 0.1UF C357 0.1UF C149 22UF 120OHM2 C343 0.1UF C374 0.1UF C373 0.1UF C351 0.1UF C365 22UF1 2BAVDD1 AGND1 DM0 DP0 DM1 DP1 AVDD2 AGND2 DM2 DP2 RREF AVDD3 PGREEN4 AGND3 AGND4 AGND5 AVDD4 AVDD5USB_HUB_DM USB_HUB_DP USB1_DM USB1_DP3 4 5 6 7 8B+5VL15 31 30 29 28 27 26 25 R253 20K C150 10UF HUB_RST# C143 100UF L26 1 USB3_DM USB3_DP 1 3 5 7 9 R252 10.0K 1 2 120OHM J7 2 4 6 8 10 HDR_2X5 USB2_5V 1L14 2 120OHMGL850APGREEN3 NC TEST RESET# DVDD1 DGND1 PAMBER4(P9) USB2_DM (P9) USB2_DPUSB2_DM USB2_DP9 10 11 12 R459 680USB4_DM USB4_DP L25 1C138 100UF2 120OHM2 120OHMDM3DM4DP3DP4X1X2L18 C155 USB1_5V 1 2 USB5V J8 100UF1314151617181920212223 USB4_DPGL850AUSB3_DMUSB4_DMUSB3_DP24L17120OHM USB1_DM USB1_DP USB_GND121 2 3 4 5 HDR 1X5AA120OHM C141 HUB_XO HUB_XI 3 2 Y7 12MHz R224 1.0M 12PF C139C14822PF ICAP Classification: Drawing Title: Page Title: FCP: ___ FIUO: X PUBI: ___GNDGND4 1P2020SECURE-00USBSize C Date:3 212PFDocument Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet1054 54321POR Configuration OptionsD D+3_3VR297 4.7K DNP 4.7K DNP 4.7K DNP 4.7K DNP 4.7K DNP 4.7K DNP 4.7K DNP 4.7K DNP 4.7K DNPCR300 4.7K DNPR317 4.7K DNPR322 4.7KR326 R319 R301 R294 R325 R33 R242 R248 R467 DNP R302 DNP R293 DNP R288LGPL3 LGPL5 LA20 LA21 LA22(P4) (P4) (P4) (P4) (P4) (P5,12)cfg_boot_seq[0] cfg_boot_seq[1] cfg_eng_use[0] cfg_eng_use[1] cfg_boot_seq[0:1] 11 Boot sequencer is disabled. No I2C ROM is accessed. LBCTL LALE LGPL2 LA24 LA27 R298 4.7K DNP cfg_eng_use[0:3], [5:6] engineering use R299 4.7K R318 4.7K R287 4.7K R321 4.7K DNP (P4) (P4) (P4,13) (P4) (P4,13) cfg_core0_pll[0] cfg_core0_pll[1] cfg_core0_pll[2] cfg_core0_pll[0:2] 100 e500 Core:CCB ClockRatio 2:1 cfg_core0_speed 0 core 0 clock is less than or equal to 1000MHz cfg_core0_boot 1 e500 core 0 is allowed to bootcfg_eng_use[2] cfg_eng_use[3]UART0_SOUT TRIG_OUT MSRCID1 MSRCID4 LWE1_N LA18 LA19(P5) (P5) (P5) (P4) (P4) (P4)cfg_srds_pll_toe 1 disable SerDes PLL lock time-out counter +3_3V cfg_eng_use[5] cfg_eng_use[6] R323 4.7K R474 4.7K DNP R231 4.7K DNP R315 4.7K DNP cfg_core1_pll[0] cfg_core1_pll[1] cfg_core1_pll[2] cfg_core1_pll[0:2] 100 e500 Core:CCB ClockRatio4.7K 4.7K 4.7K 4.7KCcfg_host_agt[0] cfg_host_agt[0:2] 111 cfg_host_agt[1] P2020 acts as the host for all PCI Express interfaces cfg_host_agt[2] LWE0_N (P4,13) UART1_SOUT (P5) READY_P1 (P5,13) LA25 LA16 R324 4.7K DNP R473 4.7K R235 4.7K R313 4.7K R316 4.7K (P4) (P4) 2:1 cfg_core1_speed 0 core 1 clock is less than or equal to 1000MHz cfg_core1_boot 0 e500 core 1 is not allowed to boot DNP 4.7K DNP 4.7K DNP 4.7K R191 DNP 4.7K R168 DNP 4.7K R250 TSEC1_TX_ER MSRCID0 (P5) (P6) cfg_rom_loc[3] cfg_elbc_ecc 1 eLBC ECC checking is enabled R204 TSEC3_TXD1_S TSEC3_TXD0_S (P6) (P6) cfg_rom_loc[1] cfg_rom_loc[2] R200 TSEC3_TXD2_S (P6)4.7K DNP 4.7K DNP 4.7K 4.7K 4.7K DNP 4.7K 4.7K DNP 4.7K 4.7K 4.7K 4.7KR171 R304 R186 R178 R172 R174 R207 R455 R199 R463 R475TSEC_MDC LGPL1(P6,7) (P4) (P5)cfg_tsec_reduce 0 tsec1/tsec2 reduced pin mode cfg_sgmii2 1 tsec2 is not SGMII cfg_sgmii3 1 tsec3 is not SGMII +3_3V cfg_io_ports[0] cfg_io_ports[1] cfg_io_ports[0:3] 0010 PCI Express 1 (x1) PCI Express 2 (x1) cfg_io_ports[2] PCI Express 3 (x2) cfg_io_ports[3] cfg_dram_type 1 DDR3 cfg_tsec1_prtcl[1] cfg_tsec1_prtcl[0:1] 10 TSEC1 RGMII cfg_tsec2_prtcl[1] cfg_tsec2_prtcl[0:1] 10 TSEC2 RGMIIcfg_rom_loc[0] cfg_rom_loc[0:3] 1111 Boot ROM Laction: Local bus GPCM--16bit ROM1588_ALARM_OUT2 TSEC1_TXD3_S TSEC1_TXD2_S TSEC1_TXD1_S CFG_IO_PORTS3 CFG_DRAM_TYPE TSEC3_TXD3_S (P6) (P6) (P6)R163 4.7KR165 4.7K DNPR183 4.7K(P6) (P6)1588_CLK_OUT (P5) 1588_PULSE_OUT1 (P5) 1588_PULSE_OUT2 (P5) LA26 (P4) 1588_ALARM_OUT1 R164 4.7K DNP R166 4.7K R182 4.7K DNP R292 4.7K DNP R170 4.7K DNP (P5)cfg_ddr_pll[0] cfg_ddr_pll[1] cfg_ddr_pll[2]cfg_ddr_pll[0:2] 101 DDR Controller:DDRCLK Ratio 12:1 800:66.66cfg_ddr_speed 1 DDR clock is greater than or at 500MHz cfg_srds_refclk 1 SerDes 100MHz reference clockBB(P6) (P6)CFG_TSEC2_PRTCL1 UART1_RTS_N (P5)+3_3V cfg_tsec3_prtcl[1] cfg_tsec3_prtcl[0:1] 10 TSEC3 RGMII R311 4.7K DNP R289 4.7K DNP LA29 LA30 LA31 LA28 LA23 DMA1_DDONE_N R312 4.7K R290 4.7K R309 4.7K DNP R291 4.7K DNP R310 4.7K DNP R465 4.7K DNP LA29 LA30 LA31 (P4,13) (P4,13) (P4,13) cfg_sys_pll[0] cfg_sys_pll[1] cfg_sys_pll[0:2] 001 cfg_sys_pll[2] CCB Clock: SYSCLK Ratio 5:1 500:100 cfg_sys_speed 1 SYSCLK is at or above 66MHz cfg_plat_speed 1 Platform clock is at or above 333MHz cfg_eng_use7 engineering use R308 4.7KLA28 (P4,13) LA23 (P4) DMA1_DDONE_N (P5)AAICAP Classification: Drawing Title: Page Title:FCP: ___FIUO: XPUBI: ___P2020SECURE-00PORSize C Date:5 4 3 2Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet11 54321BOOT I2C1 EEPROM+3_3V C157 +3_3VSD/SDIO/MMCR276 10.0K R269 10.0K R274 10.0K R279 10.0K+3_3VU20 SD_DATA2 SD_DATA3 3 4 5 NC_6 6 7 9 10 8LPF2 1 16SDHC_DATA2 SDHC_DATA3 SDHC_DATA4LPFR273 10.0KR265 10.0KSD_DATA4LPF0.1UF 1 2 3 7 6U27 E0 E1 E2 WC SCL8 VCC 5 I2C1_SDA (P3,5) F25 F28 SD_DATA4 SD_DATA5 SD_DATA6 SD_DATA7 D28 E26 F29 E29 D29 R283 10.0K R280 10.0K R272 10.0K R277 10.0K U24K SDASDHC / SPI Interfaces (11 of 11)15 NC_15 14 SDHC_CMD C305 10UF 0.1UF +3_3VDDSD_CMD SDHC_CMD SDHC_DAT0 SDHC_DAT1 SDHC_DAT2 SDHC_DAT3 SDHC_CLK F26 G28 F27 G25 G26 G29 SD_CLK_S R266 0 SD_CMD SD_DATA6 SD_DATA0 SD_DATA1 SD_DATA2 SD_DATA3 SD_CLK SD_DATA5LPF(P3,5) I2C1_SCLVSS M24256-BWDW6TP 4SPI_MOSI SPI_MISO SPI_CS0_B SPI_CS1_B SPI_CS2_B SPI_CS3_B SPI_CLK P2020LPF12 SDHC_DATA6 C306 11 SDHC_DATA5 13 17 7 8 9 1 10 11 12 13 SDHC_DATA7 SDHC_CLK 5 2 14 15LPFJ5 DAT0 DAT1 DAT2 DAT3 DAT4 DAT5 DAT6 DAT7 CLK CMD CD WP VDD VSS1 VSS2 GND1 GND2 GND3 GND4 4 3 6 16 17 18 19I2C1 ADDRESS: &,A0& = 50HECLAMP2357N.TCT DNP R271 100K U21 +3_3V SD_CLK SD_DATA7 SD_DATA0 R206 10.0K R208 10.0K SD_DATA1 SD_CD_N SD_WP 3 4 5 6 7 9 10 8LPF2 1LPFLPF16 SDHC_DATA0 15JTAG+3_3V +3_3V (P5) SD_CD_N (P5) SD_WP 10.0K 10.0K 10.0K 10.0K 10.0K DNP 10.0K DNP 10.0K DNP 10.0K 10.0K DNP 10.0KCCONN CRD 19LPF14 12 11 13 17SDHC_DATA1 SDHC_CD_N SDHC_WPLPF+3_3VLPFCR67 10.0R52 R53 R54 R56 R57R55R58R66R69R68ECLAMP2357N.TCTJ3 1 3 5 7 9 11 13 15 2 4 6 8 10 12 14 16(P5) CPU_TDO (P5) CPU_TDI (P5) CPU_TCLK (P5) CPU_TMS (P13) COP_SRST_N (P13) COP_HRST_N (P5) CKSTP_OUT_NCOP_RUNSTOPCOPVSENSECOP_TRST_N CKSTP_IN_N(P13) (P5)HTST-108-01-L-DV TCK pulled up by 5-10K TMS pulled up by 5-10K TDI pulled up by 5-10K TRST# ANDed with PORESET# COP pin 2 NC / short to GND COP pin 5 (QREQ#) pulled up by 5-10K COP pin 15 (CKSTP_OUT) pulled up by 5-10K COP pin 6 connect to 3.3V by 1K for current limiting+3_3VC10C11 0.1UF 20.1UF C7RS232VCC16BRD EEPROM+3_3VB0.1UFV+ VT1OUT T2OUT R1IN R2IN C1+ GND C1-C85 (P5,11) UART0_SOUT 11 10 12 9 4 0.1UF C8 56 L4BT1IN T2IN R1OUT R2OUT C2+ C2U3 SP323214 7 13 8 1 3 C9RS232_TXD1 RS232_RTS1 RS232_RXD1 RS232_CTS1 0.1UF1 L2 1 L3 1 L1 12 1000OHM 2 1000OHM 2 1000OHM 2 1000OHMUART_SOUT nUART_RTS UART_SIN nUART_CTSU15 1 2 3 A0 A1 A28 VCC 5 SDA 6 SCL 7 WP GND AT24C01B 40.1UF (P5) UART0_RTS_N I2C2_SDA (P5,8,9,15) I2C2_SCL (P5,8,9,15) (P5) UART0_SIN (P5) UART0_CTS_NR106 4.7KS1 S2I2C2 ADDRESS: &,A0& = 52HR31 4.7K DNPR30 4.7K DNP15P1nUART_RTS UART_SOUT UART_SINRTCY8 1 32.768kHz RTC_XI U28 1 2 8 0.1UF 2RTC_XO +3_3V C156nUART_CTS1 2 3 4 5 6 7 8RJ45 SHLDY 12 11G 10 9RJ45-8X1X2A(P3,5) I2C1_SCL6VCCSCL GNDSQW/INT7RTC_INT_N(P5)A(P3,5) I2C1_SDA5SDAVBACKUP3VBAT_OPT1 BT1 R257 R258 0 DNP + 1 2 3 ICAP Classification: Drawing Title: Page Title: FCP: ___ FIUO: X PUBI: ___4 DS1339U-33+0I2C1 ADDRESS: &1101000& = 68HWBA-3B2 U C151 0.1UFP2020SECURE-00PERIPHERALSSize C Date: Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet125432 54321DD+3_3VU33(P5)WDIWDI WD_CFG0 WD_CFG1 WD_CFG2 Watchdog Timeout Periods Configure1 4 5 6WDI WDO SET0 SET1 SET2VCC8C169 0.1UF7WD_IN+3_3VGNDNC34VDD C175 1.0UF C176 0.01UF 1 OE GND 2 32.768KHz CLK OUT 3 PLD_CLKR335 33+3_3VBYPASS LED1 (for Desktop Enclosure)D20 1 LED_RED 2 R356 3302Y11MAX6370+3_3V +3_3VC+3_3V 2 4 6 8 10R479 1K J9 1 3 5 7 9R481 1KR480 1K RST_PLD_N HRSTREQ_N 87 89 88 90 4 15 62 73U36A D2 INPUT/GCLK1 INPUT/GCLRn INPUT/OE1 INPUT/OE2/GCLK2 TDI(1) TMS(1) TCK(1) TDO(1) I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O8 I/O9 I/O10 I/O11 I/O12 I/O13 I/O14 I/O15 I/O16 I/O17 I/O18 I/O19 I/O20 I/O21 I/O22 I/O23 I/O24 I/O25 I/O26 I/O27 I/O28 I/O29 I/O30 I/O31 I/O32 I/O33 I/O34 I/O35 I/O36 I/O37 I/O38 I/O39 I/O40 I/O41 I/O42 I/O43 I/O44 I/O45 I/O46 I/O47 I/O48 I/O49 I/O50 I/O51 I/O52 I/O53 I/O54 I/O55 I/O56 I/O57 I/O58 I/O59 I/O60 I/O61 I/O62 I/O63 I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 I/O72 35 32 31 30 29 28 27 40 41 42 44 45 46 47 48 49 50 52 54 55 56 57 58 60 61 63 64 67 68 69 70 71 72 75 76 77 79 80 81 83 84 85 1 LED_RED WD_IN BPS_LED1 P_BPS_OUT0 P_BPS_OUT1 CPU_HRST_N CPU_SRST_N CPU_TRST_N RST_FLSH_N CPU_HRST_N (P5) CPU_SRST_N (P5) CPU_TRST_N (P5) RST_FLSH_N (P4) 2 DNP R2 330 DNP J10 HDR 1X2 TH 1 2CR340 4.7KR334 4.7KBYPASS LED1 (for 1U Enclosure)HDR_2X5 R482 1K Local Bus LA[27:31] LA27 LA28 LA29 LA30 LA31 (P4) LAD[0:7] LAD[0:7] LAD0 LAD1 LAD2 LAD3 LAD4 LAD5 LAD6 LAD7BPS_OUT0 BPS_OUT1 1 2 HDR 1X2 TH RESET J13(P6) (P8)(P4,11) LA[27:31]CS(P4) LCS3_NLCS3_N LWE0_N LGPL2 LGPL4 COP_TRST_N COP_SRST_N COP_HRST_NWE (P4,11) LWE0_N OE (P4,11) LGPL2 TA(P4) LGPL4From JTAG ConnectorB(P12) COP_TRST_N (P12) COP_SRST_N (P12) COP_HRST_N2 1 100 99 98 97 96 94 93 92 14 13 12 10 9 8 7 6 5 25 24 23 22 21 20 19 17 16 37 36NIC Bypass Control+3_3V READY_P1 PS_VCORE_PG CTL_VCORE_EN PS_DDR_PG GVDD_PWR_ON CTL_VCORE_MGN READY_P1 (P5,11) C2 22PF DNP 330 DNPPS_VCORE_PG (P15) CTL_VCORE_EN (P15) PS_DDR_PG (P16) GVDD_PWR_ON (P16) CTL_VCORE_MGN (P15) CPU CORE/DDR Power Enable and MonitorStatus LED (for 1U Enclosure)1D3 2 DNP R3LED_YEL D19 1 2 R355 C195 330 22PF +3_3V D21 2 R357 330BLOAD_DEFAULT_N STATUS_LEDLOAD_DEFAULT_N(P5)Status LED LED_YEL (for Desktop Enclosure) BYPASS LED2 (for Desktop Enclosure)BPS_LED2 1 LED_RED D1 1 LED_RED 2 DNP R1 DNP+3_3V C5 0.1UF U1 4 3 2 1 TLQ C3 0.1UF 4 SW1 3 VCC MR MAX811 +3_3V RESET GND 2 1 RST_PLD_N R6 R7 0 DNP 0 DNP EPM3128ATC100-10330CPU_HRST_N RST_FLSH_N U36BBYPASS LED2 (for 1U Enclosure)+3_3V38 86 For System RESET without CPLD 11 26 33 43 53 59 65 74 78 95GNDINT1 GNDINT2 GNDIO1 GNDIO2 GNDIO3 GNDIO4 GNDIO5 GNDIO6 GNDIO7 GNDIO8 GNDIO9 GNDIO10VCCINT1 VCCINT2 VCCIO1 VCCIO2 VCCIO3 VCCIO4 VCCIO5 VCCIO639 91 3 18 34 51 66 82+3_3VDNP +3_3V RST_PLD_N U34 1 (P5) HRST_REQ_N 2 3 GNDAC4 0.01UF 8 U2A CPU_TRST_NC438 0.1UFC436 0.1UFC432 0.1UFC430 0.1UFC439 0.1UFC435 0.1UFC433 1.0UFC431 1.0UF1 7 2 DNP 4 74LVC2G08DCCOP_TRST_N VCC 5EPM3128ATC100-104HRSTREQ_NASN74LVC1G125DCKRICAP Classification: Drawing Title: Page Title:FCP: ___FIUO: XPUBI: ___P2020SECURE-00CPLDSize C Date:5 4 3 2Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet13 54321DD+CPU_VDDFor P2020, all VDD pins are common for both single and dual core devices.C396 0.1UFC397 0.1UFC338 0.1UFC344 0.1UFC350 0.1UF U24C A1 A29 B5 B14 B27 C6 C8 C11 C18 C24 D16 D22 D25 E3 E28 F7 G5 G9 G21 H3 H27 J7 J23 K4 K25 L1 L11 L12 L13 L14 L15 L16 L17 L18 L19 M3 M4 M6 M11 M12 M13 M14 M15 M16 M17 M18 M19 M26 N2 N11 N12 N13 N14 N15 N16 N17 N18 N19 N28 P5 P11 P12 P13 P14 P15 P16 P17 P18 P19 P24 R3 R11 R12 R13 R14 R15 R16 R17 R18 R19 T6 T11 T12 T13 T14 T15 GND01 GND02 GND03 GND04 GND05 GND06 GND07 GND08 GND09 GND10 GND11 GND12 GND13 GND14 GND15 GND16 GND17 GND18 GND19 GND20 GND21 GND22 GND23 GND24 GND25 GND26 GND27 GND28 GND29 GND30 GND31 GND32 GND33 GND34 GND35 GND36 GND37 GND38 GND39 GND40 GND41 GND42 GND43 GND44 GND45 GND46 GND47 GND48 GND49 GND50 GND51 GND52 GND53 GND54 GND55 GND56 GND57 GND58 GND59 GND60 GND61 GND62 GND63 GND64 GND65 GND66 GND67 GND68 GND69 GND70 GND71 GND72 GND73 GND74 GND75 GND76 GND77 GND78 GND79 GND80 GND81 GND82 GND83 GND84 GND85 GND86 P2020Grounds (3 of 11)+CPU_VDD K10 K11 K12 K13 K14 K15 K16 K17 K18 K19 K20 L10 L20 M10 M20 N10 N20 P10 P20 R10 R20 T10 T20 U10 U20 V10 V20 W10 W20 Y11 Y12 Y18 Y19 Y20U24B VDD01 VDD02 VDD03 VDD04 VDD05 VDD06 VDD07 VDD08 VDD09 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 VDD19 VDD20 VDD21 VDD22 VDD23 VDD24 VDD25 VDD26 VDD27 VDD28 VDD29 VDD30 VDD31 VDD32 VDD33 VDD34Power (2 of 11)R478 5.1 AVDD_CORE0 F15 AVDD_CORE0 C428 1.0UF C425 10UF R477 5.1 AVDD_CORE1 F16 AVDD_CORE1 C427 1.0UF C424 10UF R464 AVDD_PLAT V24 AVDD_PLAT C354 1.0UF AVDD_DDR C337 1.0UF C341 10UF R451 AVDD_SRDS AD14 AVDD_SRDS C304 AGND_SRDS AD15 0.033UF C303 2.2UF C302 2.2UF 1 5.1 C347 10UF R460 AVDD_DDR Y10 5.1+CPU_VDDC361 0.1UFC371 0.1UFC377 0.1UFC382 0.1UFC322 0.1UFC334 0.1UFC386 0.1UFC392 0.1UFC369 0.1UFC370 0.1UFC315 0.1UFC390 0.1UFC333 0.1UFC401 0.1UFC395 0.1UFC394 0.1UFC************************IMPORTANT******************* The three SENSE pins may not be supported on the final product datasheet. Refer to the P2020 datasheet for the latest information.F13 G6 P6SENSEVDD SENSEVDD_RSVD SENSEVSS AVDD_LBIU F14 AVDD_LBIU C426 1.0UF C423 10UF +3_3V K23 L25 N27 P25 U27 Y26 +3_3V B24 C12 C14 C16 C22 D18 G20 +LVDD Y23 AC21 AC25 AC27 AE23 AF21 AF25 AH27 AH29 LVDD1 LVDD2 LVDD3 LVDD4 LVDD5 LVDD6 LVDD7 LVDD8 LVDD9 P2020 BVDD01 BVDD02 BVDD03 BVDD04 BVDD05 BVDD06 BVDD07 NC01 NC02 NC03 NC04 NC05 NC06 NC07 NC08 RSVD_GND2 RSVD_GND3 RSVD_GND4 AE10 AF10 E13 E14 W6 Y14 Y15 Y16 AH10 AD10 AJ10 OVDD1 OVDD2 OVDD3 OVDD4 OVDD5 OVDD6 5.1 U24DPower/Misc (4 of 11)R476+1_5V A2 B8 B11 C7 C9 D3 E7 F9 G10 H2 K3 K7 L2 L3 L4 N3 N6 P4 R2 U3 V5 W3 Y2 AA2 AA3 AA5 AA7 AB6 AD5 AD9 AE3 AF4 AG6 AG8 AJ2 GVDD01 GVDD02 GVDD03 GVDD04 GVDD05 GVDD06 GVDD07 GVDD08 GVDD09 GVDD10 GVDD11 GVDD12 GVDD13 GVDD14 GVDD15 GVDD16 GVDD17 GVDD18 GVDD19 GVDD20 GVDD21 GVDD22 GVDD23 GVDD24 GVDD25 GVDD26 GVDD27 GVDD28 GVDD29 GVDD30 GVDD31 GVDD32 GVDD33 GVDD34 GVDD35 P2020C420 0.1UFC402 0.1UFC412 0.1UFC399 0.1UFC329 0.1UFC359 0.1UFC384 0.1UFC389 0.1UF+3_3V CVDD01 CVDD02 CVDD03 C27 E25 E27C339 RSVD_GND1 F17C403 0.1UFC407 0.1UFC379 0.1UFC387 0.1UFC413 0.1UFC364 0.1UFC367 0.1UFC353 0.1UFC328 0.1UFC335 0.1UFC349 0.1UFC312 0.1UFC360 0.1UFC405 0.1UFF17 can be treated as a regular ground pin.0.1UFGND87 GND88 GND89 GND90 GND91 GND92 GND93 GND94 GND95 GND96 GND97 GND98 GND99 GND100 GND101 GND102 GND103 GND104 GND105 GND106 GND107 GND108 GND109 GND110 GND111 GND112 GND113 GND114 GND115 GND116 GND117 GND118 GND119 GND120 GND121 GND122 GND123 GND124 GND125 GND126 GND127 GND128 GND129 GND130 GND131 GND132 GND133 GND134 GND135 GND136 GND137 GND138 GND139 GND140 GND141 GND142 GND143 GND144 GND145 GND146T16 T17 T18 T19 T27 U11 U12 U13 U14 U15 U16 U17 U18 U19 V4 V11 V12 V13 V14 V15 V16 V17 V18 V19 V27 W2 W4 W11 W12 W13 W14 W15 W16 W17 W18 W19 Y3 Y6 Y7 Y13 Y17 Y25 AA6 AA23 AC3 AC10 AC20 AC24 AC28 AD3 AD6 AE9 AF20 AG3 AG5 AG7 AG24 AG27 AJ1 AJ29CB+CPU_VDDC383 0.1UFC400 0.1UFC414 0.1UFC415 0.1UFC418 0.1UFC410 0.1UFBC388 0.1UFC385 0.1UFC411 0.1UFC421 0.1UFC314 0.1UFC398 0.1UFC375 0.1UFC311 0.1UFSVDD01 SVDD02 SVDD03 SVDD04 SVDD05 SVDD06 XVDD1 XVDD2 XVDD3 XVDD4 XVDD5 XVDD6AG16 AH13 AH17 AJ11 AJ15 AJ19 AD13 AD17 AE11 AE19 AF14 AF16 C313 0.1UF C317 0.1UF C319 0.1UF C323 0.1UF C327 0.1UF C331 0.1UFThese three RSVD pins can be treated as regular ground pins.SGND1 SGND2 SGND3 SGND4 SGND5 SGND6 SGND7 SGND8 SGND9 SGND10 SGND11 XGND1 XGND2 XGND3 XGND4 XGND5 XGND6 XGND7 XGND8AG12 AG17 AG18 AG19 AH11 AH15 AH19 AJ13 AJ17 AG13 AG14 AD11 AD19 AE14 AE16 AF11 AF12 AF18 AG10C348 0.1UFC356 0.1UFC363 0.1UFC372 0.1UFC378 0.1UFC310 0.1UFC316 0.1UFC393 0.1UFAAICAP Classification: Drawing Title: Page Title:FCP: ___FIUO: XPUBI: ___P2020SECURE-00CPU POWERSize C Date:5 4 3 2Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet14 54321L21DDNP 2D1 1000OHM D10 2 1+5V R148 DNP 0 +12V R153 2 1000OHM C300 10UF C301 10UF C299 10UF + C119 470uF 0CPU VDD POWERDNP C291 10UF C292 10UFMBR0540T1G L22 1+3_3V+3_3V C105 R147 0 R118 4.7KZL_VLZL_GND R127 1 Q20 BSC030N03MSGKeep ground loop from these caps to the bottom side MOSFET as short as possible.C106 10UF 4.7UF 28 21 27 ZL_GND U18+3_3V R115 1K R111 10.0K DNPDNP R117 1K DNPQ19 IRF7821PBFR448 DNP RC0805_OV Resistor and cap are place holders. If used, values will likely change. C296 DNP CC0603_OV L12 0.68UH 1 2 IHLP2525CZERR68M01 1 15678DNP C108 1UF BST 1 2 3 4 4 3 2 1 26 25 24 22 20 19 5 6 7 8 17 18 29 DNP 4 1 2 3 IRF 3 2 1 ZL2006 Q18 BSC020N03MSG Min Trace = 20 MIL Min Trace = 20 MILV25VR30 16 2 31 33 36 TP1 9 7 8 R114DDC VTRK SYNC MGN EN PG SALRT SCL SDAVDD8 7 6 5(P13) CTL_VCORE_MGN (P13) CTL_VCORE_EN (P13) PS_VCORE_PG (P5,8,9,12) (P5,8,9,12) I2C2_SCL I2C2_SDAGH SW GL ISENA ISENB VSENP VSENN XTEMP PGND DGND+CPU_VDDCC25 6 7 8Q17R445C290 Place Holder 0.47UF R447 1.05K DNP DNP C295 2200PFJ4 1 2 3 1K 1 2 3 DNPR128 3 R132 4 R116 DNP 32 R143 ZL_V0 12 R144 ZL_V1 13 R145 14 R141 DNP 10 R142 11 R135 5 R137 6 R113 34 R112 DNP 35 R146 15 37SA0 SA1 CFG V0 V1 UVLO FC0 FC1 ILIM0 ILIM1 DLY0 DLY1 SS SGNDHDR 1X3 R12423 1R4461.3K+CPU_VDD R450 0 VCORE_SENSE_P VCORE_SENSE_NFor Zilker Power NavigatorDNP28.7K51.1K 0 261 16.2K 14.7K 61.9K 0 0 100K 26.1K 11K 0 11KRoute ISEN lines as close as possible.R110 75 OHM 1 2 L24Ensure sense is as close to processor as possible.ZL_VL ZL_GND0 C297 100PF C298 100PF 75 OHM 1 2 L23 R449 0BNOTES 1). Vout strapped to 1.05 V. MGN pin used to adjust up or down 2). UVLO = 9.9V 3). SS = 10 ms, DLY = 10 ms 4). fsw = 400kHz 5). ILIM = 60mV / 5.5mohm = 10.9A 6). I2C ADDR = 0x11 7). CFG = AUTO DETECTZL_GND R129 R139 0 TEMP_ANODE 0 TEMP_CATHODE (P5) (P5)BZL_GNDA2C294 47UFC293 47UF+C116 680uF DNP+C115 680uF+C117 680uFAICAP Classification: Drawing Title: Page Title:FCP: ___FIUO: XPUBI: ___P2020SECURE-00POWER SUPPLY (CPU)Size C Date:5 4 3 2Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet15 54321+5V 8 7 6 5DDR3 POWERC197 10UF C196 10UFQ22 IRF7821PBF1 2 3 4+1_5V L19 1uH 2DD1 0.1UF C177 U37 1 2 3 4 5 6 7 8 9 10 VLDOIN VTT VTTGND VTTSNS GND MODE VTTREF COMP VDDQSNS VDDQSET TPS VBST DRVH LL DRVL PGND CS V5IN PGOOD S5 S3 20 19 18 17 16 15 14 13 12 11 Thermal 1 2 3 5 6 7 8DDR3_VTTC174 10UFC170 10UFQ21 IRF7832C135 220UF D12 MBRS1401++C182 220UFPlace on PSR331 DDR3_VREF02DNP +5VR3374.7K R339 +3_3V 4.7K GVDD_PWR_ON R338 10.0K (P13) 10UF C434 10UF C437C171 0.033UFR332R333PS_DDR_PG(P13)75K75K3.5A max @ typical operation condition for 2GB DDR3 6.5A max @ typical operation condition for 4GB DDR3C+3_3V R32 +5V R34 0 02.5V: ETHERNET PHYDNP+3_3V R70 +5V R74 0.01UF 1 UH 2 D7 2 1 MBR0540T1G L5 1 1 R40 1 C89 47UF 402K R38 187K C16 47UF +LVDD 0 R89 0 DNP1.1V: 825711.5A max @ typical operation condition100K 10 4 7 100K R90 2 6 2 POK EP GND1 FB GND2 1 1 9 R104 1.07M 402K C107 47UF U16 EN/SYNC IN1 IN2 BS SW2 SW1 5 8 3 2 D9 C100 0.01UF 1 UH 2 1 MBR0540T1G L11 1 R103 +1_1V+3_3V R51 +5V R63 0 0 DNP1.6A max @ typical operation condition1.8V: 82571 & 3132U8 10 4 7 EN/SYNC IN1 IN2 POK EP GND1 BS SW2 SW1 FB GND2 5 8 3 2 D8 6 2 1 9C1A max @ typical operation condition100K R39 10 4 7 U5 EN/SYNC IN1 IN2 POK EP GND1 BS SW2 SW1 FB GND2 5 8 3 1 9 C12100K R61C49 0.01UF 1 UH 2 1 MBR0540T1G L9 1 R64 402K R65 316K C59 47UF 1 2 +1_8V1100K R35 6 21100K R6221111750mA max @ typical operation conditionB1.2V: ETHERNET PHY+1_2V1.5V: mini-PCIe connector+1_5V_MPCIE R7211MP2119DQMP2119DQ2C15 47UFC37 47UFMP2119DQ22+12V 9 U42 BST SW FB 2 1 5 4 1 R487 40.2K D38 B530C R488 13.0K C444 0.1UF + C180 330uF 2 C19 10UF 4.7UH L27 1 4.7UH 2 L7 C443 0.1UF +3_3VB600mA max @ typical operation condition8 3 R485 499K +3_3V 1 U13 EN GND SW IN 4 C60 4.7UF FB 5 1 C441 10UF C440 10UF C442 1UF R486 10.0K 100K 6 7 INR42EPADVCC PG+3_3V 1 2499K U6 EN GND SW IN 4 C18 4.7UF FB 5 +3_3V R41 499K2L10 C61 10UF 4.7UHEN/SYNC GND MP2380132 2 3+3_3V R71 332KMP2105DJMP2105DJ+3_3VInput Power Connector12.0V, 2A MAX+5VAPOWER LED (for Desktop Enclosure)2 D18 LED_GRN 2POWER LED (for 1U Enclosure)D4 LED_GRN DNP R4 330 DNP ICAP Classification: Drawing Title: FCP: ___ FIUO: X PUBI: ___A5V, 3.2A MAX+12V JP1 1+ C179 330uF+ C181 330uF1 2 3 4 5 6 HDR_1X6R354 3301P2020SECURE-00Page Title:POWER SUPPLY (MISC)Size C Date:5 4 3 2Document Number SCH-26146 PDF: SPF-26146 Tuesday, February 02, 20101Rev B1 of 16Sheet16
All rights reserved Powered by
copyright &copyright 。文档资料库内容来自网络,如有侵犯请联系客服。}

我要回帖

更多关于 sp0rts 的文章

更多推荐

版权声明:文章内容来源于网络,版权归原作者所有,如有侵权请点击这里与我们联系,我们将及时删除。

点击添加站长微信